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SUMMARY 
The objective of this research program is to investigate the technical and economic 
feasibility of producing solar-cell-quality sheet silicon by coating one surface of car­
bonized ceramic substrates with a thin layer of large-grain polycrystalline silicon 
from the melt. In the past year significant progress was made in all areas of the 
program. 
The physical and chemical properties of the standard mullite refractory used for the 
majority of the coating runs (McDanet MV20 and Coors SISI) have been characterized. 
A number of experimental compositions have been identified and procured from Coors. 
Characterization of the standard compositions revealed that the thermal expansion of 
mullite depends on both relative amounts of glass phase and on the impurity level in 
the glass. Since the thermal expansion in mullite exceeds that of siliconI, the silicon 
coating should be in a state of compression. This was confirmed by x-ray measurements. 
After modifying and cleaning the dip-coating facility, silicon on ceramic (SOC)solar 
cells were fabricated which demonstrate that the SOC process can produce silicon of 
solar cell quality. SOC cells having 1 cm 2 active areas demonstrated measured con­
version efficiencies as high as 7 2 percent. Typical open-circuit voltages (Voc) and 
short-circuit current densities (Js) were 0.51 volt and 20 mA/cm 2 , respectively. 
Since the active surface of these solar cells is a highly reflective "as-grown" surface, 
one can expect improvement in Jsc after an anti-reflection (AR) coating is applied. 
It is significant that single-crystal comparison cells, also measured without benefit 
of an AR coating had efficiencies in the 8. 5 percent range with typical Voc'S and Jsc'S 
of 0 54 volt and 23 mA/cm2 , respectively. Therefore, improvement in cell design 
and junction diffusion techniques should increase the efficiency of both the SOC and 
single- crystal cells. 
The surfaces of the SOC coatings are predominately F3311 with a growth direction of 
<211>. This texture permits [ 111 twin planes to occur perpendicular to the substrate 
and propagate as the grain grows. This texture is similar to that observed in EFG 
ribbon silicon. Preliminary seeding experiments have been tried and while single­
crystal silicon was not forthcoming, results were nonetheless encouraging. 
As previously reported, mullite dissolves slightly in molten silicon. It is therefore 
encouraging to note that even when the melt is given a significant exposure to mullite, 
SOC solar cells can be made from the resulting silicon with Voc'S and Jsc's that are 
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within 9 percent of those obtained in single-crystal comparison cells. One method for 
inhibiting this substrate dissolution is to coat the substrate with a vitreous carbon Awhich 
is impervious to molten silicon. "Vitre-Graf" coatings have demonstrated the feasibility 
of this concept, Another method is to modify the silicon coating technique in such a way 
as to reduce the contact area -and time the substrate has with the silicon melt. A new 
continuous-coating facility has been designed and constructed to accomplish this and 
will soon be in operation. To date, chemical analysis techniques have not revealed 
any impurity segregation at grain boundaries, either before or after the junction diffusion 
process.


Electron beam-induced current (EBIC) and light beam-induced current (LBIC) techniques 
have been used to measure the base region minority carrier diffusion length (Ln). Both 
methods gave similar results but the LBIC method shows that Ln varies considerably, 
being relatively constant within a grain, and significantly reduced at grain boundaries. 
Since the ceramic is an insulator it is anticipated that electrical contact will be made 
to the base region of the solar cell via small slots in the substrate. A contact-modeling 
study reveals that the slotted substrate concept leads to an appreciable series resistance 
problem unless the slots are made electrically conducting and the base of the silicon 
has a high condactivity layer at the back. Several carbon coating techniques have baen 
investigated, some of which show promise of providing this needed additional conductivity. 
An economic analysis of the SOC process has been completed. The study reveals that 
in a scaled-up process it is desirable to have silicon coating growth rates greater than 
0, 2 cm/sec. To date our best solar cells have been made on coatings grown at approx­
imately one-fourth that rate. Emphasis is presently being given to increasing this 
growth rate without sacrificing the quality of the silicon coating. 
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INTRODUCTION 
This research program commenced October 21, 1975. Its purpose is to investigate the 
technical and economic fetsibility of producing solar-cell-quality sheet silicon by coat­
ing inexpensive ceramic substrates with a thin [ayer of polycrystalline silicon. The 
coating methods to be developed are directed toward a minimum-cost process for pro­
ducing solar cells with a terrestrial conversion efficiency of 12 percent or greater. 
By applying a graphite coating to one face of a ceramic substrate, molten silicon can be 
caused to wet only that graphite-coated face and produce uniform thin layers of large­
grain polycrystalline silicon: thus, only a minimal quantity of silicon is consumed A 
dip-coating method for putting silicon on ceramic (SOC) has been shown to produce 
solar-cell-quality sheet silicon, This method and a continuous coating process also 
being investigated have excellent scale-up potential which offer an outstanding cost­
effective way to manufacture large-area solar cells. The dip coating investigation 
has shown-that, as the substrate is pulled from the molten silicon, crystallization 
continues to occur from previously grown silicon. Therefore, as the substrate length 
is increased (as would be the case in a scaled-up process), the expectancy for larger 
crystallites increases. 
A variety of ceramic materials have been dip coated with silicon. The investigation 
has shown that mullite substrates containing an excess of SiO2 best match the thermal 
expansion coefficient of silicon and hence produce the best SOC layers. With such 
substrates, smooth and uniform silicon layers 25cm 2 in area have been achieved with 
single-crystal grains as large as 4mm in width and several cm in length. Crystal 
length is limited by the length of the substrate. The thickness of the coating and the 
size of the crystalline grains are controlled by the temperature of the melt and rate 
at which the substrate is withdrawn from the melt. 
The solar cell potential of this (SOC) sheet silicon is promising. To date 1 cm 2 solar 
cells have been fabricated, without the benefit of an antireflection (AR) coating and 
minimized series resistance, that have conversion efficiencies in the 7 percent region 
Such celld typically have open-circuit voltages and short-circuit current densities of 
0. 51 volt and 20 mA/cm 2 , respectively. Application of an AR coating to these cells 
would improve their efficiency in the direction of the program's ultimate 12 percent 
goal. 
ORIGINAL PAGE IS 
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Development efforts are continuing in such areas. as improvement in growth rate, re­
duction of progressive melt contamination and optimization of electrical contacts to the 
base layer of the cell. The investigation has shown that mullite -substrates, to a limited 
extent, dissolve in miten silicon. The aluminum and other impurities of the substrate 
are believed to adversely affect solar cell conversion efficiency. A special type of 
graphite coating on the substrate has shown a potential for inhibiting this dissolution 
of mullite. Should these coatings prove to satisfactorily isolate the substrate from the 
melt in a cost-effective manner, improved solar cell performance should be forth­
coming. An alternate method fot r'educing substrate dissolution is to reduce the contact 
area the substrate makes with the silicon melt. Therefore, as previously mentioned, 
a silicon coating facility had been' constructed which is designed to coat large 
(10 cm x 100 cm) substrates in a continuous manner. It is expected that this new 
facility will not nnly improve the growth rate, but also minimize the silicon melt's 
contact with the substrate. This should reduce the rate at which the melt becomes 
contaminated. Further, this new facility will permit a study of possible continued 
grain growth by accommodating the use of longer substrates. It should also reveal 
problems that are likely to be encountered in a-scale-up process. 
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TECHNICAL DISCUSSION 
SUBSTRATE CHARACTERIZATION (B. G. Koepke, S. J. Marquardt 
and M. S. Smeltzly) 
Introduction 
The characterization and properties of the ceramic substrates are discussed in this 
section. To date, the ceramic found to be most suitable for coating with silicon is a 
refractory clay product (i. e. fireclay in the silica-alumina system containing about 
55 wt. %A1 2 0 3. The ceramic is a two-phase material containing interlocking 
crystallites of the mineral mullite (nominal composition 3A1 2 0 3 °2SiO 2 ) in a continuous 
glass matrix. The mullite-based refractory can be economically produced by firing 
naturally occurring clays and other minerals and has good high temperature properties 
and thermal shock resistance. 
Two types of substrates are being produced for this program. Small, 1 1/2 x 2 x 0. 100-
Inch slbstrates are used for-coating experiments run in the small-dipping facility. Large 
4 x 40 x 0.100-inch substrates will be'used for coating experiments run in the scale-up 
continuous coating facility. Substrates are being, obtained from two sources, the Honeywell 
Ceramics Center and Coors Porcelain Co. The types of substrates produced and the 
characterization of these substrates form the bulk of this section. 
Substrate Compositions 
Most of the substrates produced for this program have been a commercial fireelay 
refractory containing alumina.and silica in the apprcxiimte ratio 55 wt percent/45 
wt. %° The substrates of this composition produced at the Honeywell Ceramics Center 
were manufactured friom premixed McDanel MV20 composition by rolling, drying and 
firing. Substrates of this composition obtained from Coors were designated SISI and 
were produced by cold pressing and sintering. A number of substrates with experimental 
compositions based on variations of the MV20 - SiSI "theme" have also been produced and 
will be described. 
Table 1 lists the approximate compositions of the IVIcDanel MVV20 and Coors SiSi mullite 
ceramic substrates. The data for the McDanel ceramic was obtained from a company 
brochure, The Coors analysis was based on analyses of the starting materials. The 
only notable difference between the two is the higher Ti in the SiSI. 
5 
Table 1. Composition of Mulite-Based Ceramic Substrates 
(in wt. %) 
Code Material Al203 SiO2 Fe203 CaD MgO K20 Na 2 O TL0 2 B20 2 MnO CaO V2 05 'Comments 
Commercial Compositions 
I McDanel-MV20 55.4 
52.6 
42.0 
43.7 
0.8 
0.45 
1.27 
0.1 
0.09 
0.15 
0.04 
0.14 
0.33 
0.7 
0.74 
0.5 
0.74 
0.38 
0.5 
0.82 
1.30 0.07 0.01 0.07 
Notn. McDanel 
Co6rs Anal. 
Emission Spec 
A' Coors SISI 57.6 38.9 0.62 0.13 0.25 0.92 0.25 1.12 Codrs Anal. 
II McDanel MV30 60.0 
58.3 
38.0 
38.9 
0.5 
0.82 
0.79 
0.1 
0.19 
0.04 
0.2 
0.19 
0.33 
0.5 
0.48 
0.08 
0.10 
0.13 
0.5 
0.83­
0.90 0.012 0.01 0.03 
Nom McDanel 
Coors Anal. 
Emission Spec 
B 
C 
D 
High Mullite 
High Silica 
Boric Acid -
Experimental Compositions from Coors Porcelain Co. 
67.2 31.4 0.45 0'.02 0.01 0.16 0.18 0.54 
52.2 44.7 0.56 0.13 0.22 0.83 0.22 1.01 
56.7 38.3 0.61 0.13 0.24 0.90 0.24 1.10 1.50 
Coots Anal 
Coots Anal 
Coors Anal 
E 
F 
G 
Open Porosity 
High Purity 
Electrically Fused 
57.6 
59.5 
77.5 
38.9 
39.1 
21.9 
0.62 
0.44 
0.12 
0.13 
0.21 
0.00 
0.25 
0.13 
0.00 
0.92 
0.34 
0.00 
0.25 
ob5 
6,.35 
1.12 
0.30 
0.05 
Coors Anal 
Coors Anal 
Coor6 Anal 
H Reducing Fire 57.6 38.9 6.62 0.13 0.25 0.92 0.25 1.12 Coord Anal 
Early in the program a higher Al 203 substrate was also obtained from the Honeywell 
Ceramics Center. The material was prodced by slip casting from McDanel MV30 
composition mix and contained about 60 wt percent A1 2 0 3 . The nominal chemical 
analysis of McDanel iV30 mullite is included in Table 1 along with analyses run at 
Coors. The agreement is reasonable. Semi-quantative chemical analysis using 
emissions spectroscopy was also performed on samples of MV20 and MV30 at Honeywell 
to determine the major metallic impurities. These results are also shown in Table 1. 
The major impurities from the standpoint of the electronic performance of a photovoltaic 
silicon coating are Ti and Fe. 
The success of the coating experiments run with IV20 mu Lite prompted an effort to see 
if the properties of the substrate could be optimized by compositional modification. Based 
on discussions with I. LeipoLd of J. P. L. and engineers at Coors Porcelain Co. substrates 
with experimental compositions based on variations of the 55 wt. % Al 2 03 composition 
were identified and have been produced by Coors. The experimental compositions are 
lised in Table 1 and briefly discussed below. 
The high mullite and high silicon modifications were produced to determine whether the 
mullite or the glass phase dominates the thermal behavior of the substrate during the 
coating operation.
I 
The boric acid modification is intended to be a body in which the glass phase is doped 
with B 2 0 3 to produce a low-expansion glass and possibly act as a source of B in the 
silicon coating. The open porosity'modification is a body intentionally produced with 
higher porosity. The higher porosity will enhance the thermal shock resistance and 
will allow deeper penetration of the silicon coating into the substrate, The high-purity 
modification is a body produced from starting materials selected for their low impurity 
content. As noted in Table 1 the Fe, Na and Ti are noticeably low in this material, The 
electrically fused mullite is produced from a mixture of electrically fused mullite and 
silica powders. The impurity levels in this material are understandably Low. The 
reducing fire modification is a standard SiSI mullite body that has been fired in a 
reducing atmosphere. The intent is to produce a material with high porosity that contains 
residual carbon in the form of unoxidized binder materials. 
Since none of the experimental compositions have been coated with silicon at this time 
comments pertaining to compositional optimizations of the substrate will have to be 
referred to future reports. 
A better idea of the phase relationships existing in fireclay refractories can be obtained 
from the alumina-silica equilibrium phase diagram of Aksay and Pask I shown in Figure 1. 
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Mullite is a compound that exists over a measurable range of compositions, and, according 
to Aksay and Pask, melts incongruently. Disagreements on the melting behavior of 
mullite still exist in the literature. Referring to Figure 1, the equilibrium structure at 
room temperature of a composition containing about: 55 -wt. % A-1-9O3 consists of mulLfte 
crystallites in a eutectic matrix consisting of a finely divided mixture of SiO 2 and mullite. 
In reality, the liquid present at the firing temperature (-1600'C) does not crystallize at 
the eutectic temperature and instead forms a continuous glass matrix around the mullite 
crystallites. It should be further mentioned that the clay starting materials do not contain 
any mullite but decompose during firing into a high-silica liquid into which the mullite 
crystallizes as firing proceeds. 
A1 2 03 (WT PERCENT) 
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Figure 1. 	 The Alumina - Silica Phase Diagram According to Askay and 
Pask. Also shown are the compositions of the various sub­
strate materials currently being examined (the code letters 
are 	 explained in Table 1). 
ORIGINAL PAGE IS 
O8POOR 	 QUALITY 
Structure and Properties of Ceramic Substrates 
The structures and properties of the substrates viere measured at Honeywell and at Coors 
Porcelain Co. Microstructure, density and modulus of rupture (MOR) determinations 
were made at Honeywell's Corporate Materials Science Center (CMSC) and density, firing 
shrinkage, thermal expansion and x-ray percent of mullite were determined at Coors. 
The Honeyvwell Ceramics Center provided firing shrinkage data on the 1VV-20 and MV-30 
substrates. A summary of the properties measured to date is given in Table 2. The 
thermal expansion of these materials is in accordance with the good thermal shock 
resistance of fireclay refractories. As shown in Figure 2 the thermal expansion of the 
mullites is slightly greater than silicon. Thus, after cooling to room temperature the 
silicon coating should be under a compressive stress. Preliminary x-ray measurements 
(discussed, later) of residual stress in the silicon have indicated this to be the case. 
0.6 
MULLITE 
COMPOSITIONS 
OAS COPST 
0.4
Ld. 
.


-0ZMLLT


0 
0.2 
SILICON 
20f0 400 600 800 1000 
T&C) 
Figure 2. Thermal Expansion of Mullite Compared to Silicon 
The strengths of the MV20 and boric acid modifications were the lowest of the group. 
The strongest samples were those containing greater amounts of mulLite, i.e. S1SI and 
the high mulLite modification and the material fired in a reducing atmosphere. Both the 
strength and thermal expansion affect the thermal shock resistance. Materials with low 
expansion and high strength, such as the high mullite modification, are expected to have 
good thermal shock resistance. 
ORIGINAL PAGE IS 
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Table 2. Properties of MuLlite-Based Ceramic Substrates 
Thermal 
Thickness Length Expansion 
Density % Shrinkage Shrinkage X-Ray Equil R.T.-1000C MQR 
Code Material (gm/cc) Porosity M M %1ullite % Mullite (%) (KPSI) 
Commercial Compositions


I McDaneL MV20 2.50 14.0 10.2 74 0.495 15.3+1.5 
A Coors SISI 2.70 0.32 12.1 16.7 76.5 81 0.520 23.7+1.4 
II McDanel MV30 82 0.470 
Experimental Compositions from Coors Porcelain Co. 
B High Mullite 2.86 0.22 12.1, 12.7 70.2 95 0.485 25.9+1.2 
C High Silica 56.1 74 0.480 
D Boric Acid 2.60 0.19 11.7 13.7' 66.8 80 0.535 15.6+ .7 
E Open Porosity 2.55 7.27 11.6 13.8 . 66.4 81 0.525 18.8+1.8 
F High Purity 2.70 0.53 14.9 19.5 66.8 84 0.510 20.1+1.0 
G Electrically Fused 2.6-2.8 10.4 11.3 84.2 87 0.530 18.6+1.4 
H Reducing Fire 2.7-2.9 12.5 18.1 66.4 81 0.515 23.8+1.6 
The average thermal expansion of mullite from R. T. to 10000C is 0. 526 percent 2 . This 
value is at the upper limit of those listed in Table 2 and, as discussed later, indicates that 
the thermal properties of the glass phase rather than the mullite are dominating the 
properties of the substrates. 
The microstructures of MoDanel MV20 and Coors S1SI mullite refractories are shown in 
Figure 3. The light regions are mullite crystallites and the dark phase is the glass 
matrix. The S1SI structure has more mullite and less porosity. This is consistent 
with the data in Table 2; the S1SI has a higher density and contains more A12 0 3, which 
corresponds to a higher mullite content. The microstructures of most of the experimentar 
compositions were similar to those shown in Figure 3. The major differences were in 
the amounts of the phases (i. e. glass, mullite and porosity). The microstructure of the 
electrically fused mullite body is shown in Figure 4. The light areas are presumably 
mullite and the dark regions are silica. 
Characterization of Acid-Leached Muilite Refractory 
Most of the impurities in a muliite refractory are in the glass phase. In an effort to 
eliminate some of the impurities prior to coating, a number of pieces of McDanel MV20 
were leached in HF to dissolve the glass phase. A scanning electron micrograph of a 
fractured cross-section of an MV20 substrate that was immersed in HF until about half 
the total cross-section had been acid leached is shown in Figure 5a. A higher magnification 
photo of the interface region at the bottom of the leached layer is shown in Figure 5b while 
a still higher magnification photo is shown in Figure 5c. The acicular morphology of the 
mullite crystallites that precipitated during firing is readily apparent. The structure 
appears to contain only the continuous-glass phase and the mullite needles. The results 
of EDAX analyses of regions in the center and at the edge of the leached sample showed 
that, as expected, the A1/Si ratio increased and the K and Ti were lower in the leached 
region. The Fe content was hardly altered by leaching. 
Although the leaching operation lowered the surface impurity content it also weakened 
the substrate. Leached substrates that were carbon coated and dipped in silicon repeatedly 
fractured during dipping. 
Residual Stress State in Silicon Layer 
The residual stress in the silicon layer can be estimated from an expression used for


stresses in glaze coatings applied to ceramics 3 . For a thin-silicon coating on an infinite


substrate the stress at temperature, T is
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Figure 3(a). Optical Micrograph (325x) of McDanel MV20 
Mullite Refractory, Specimen MR1 14 
Figure 3(b). 	 Optical Micrograph (325x) of Coors S1S1 Mullite 
Refractory, Specimen MC1 
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(c) Region Near Linear Base 
of Leached Zone (5300x) 
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Figure 5. Scanning Electron Micrographs of a Fractured Surface 
of an MV20 Sample that had been Immersed in HF to 
Leach the Glass Phase to a Depth of Approximately 
One-Third the Specimen Thickness. 
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Figure 6. 	 Thermal Expansion from 250C to 1000C of Experimental Sub­
strate Materials Plotted as a Function of Mullite Content as 
Measured by X-rays. (The code letters are defined in Table 1) 
as determined from Table I increases steadily through the series of samples with similar 
glass contents as follows: B, F, H, E, D. 
The boric acid modification material (sample D) has the highest impurity content of all 
and the largest expansion. Sample A has the same impurity content as samples E and H 
but contains more 	 mullite. Sample C has a higher impurity content than B but contains 
more glass. The conclusion here is that the thermal expansion of a mullite-based 
refractory is determined not only by the relative amounts of glass and mullite in the 
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material but also by the impurity content .which primarily resides in the glass and alters 
its expansion. Impurities such as transition metals may be deleterious to the ultimate 
performance of the photovoltaic coating. Thus, if substrates were to be designed to be 
more thermally compatible with silicon, the most likely approach would be by altering 
the glass content rather than the glass chemistry. 
SILICON ON CERAMIC COATINGS (R. B. Maciolek, D. Sauvy, 
S. Marquardt, and K. Wouri) 
During the past year several changes were made in the dip-coating system with the 
objective of improving precision, reliability, ease of operation and coating quality. A 2 
cm-diameter viewing port was installed in the top of the apparatus to make possible the 
direct observation of the melt and dipping process. Previously the process had been 
observed using a mirror which suffered from thermal distortion and which, in time, was 
obscured by vapor deposited material. 
An unfortunate accident occurred during the second quarter which contaminated the inside 
of the melt chamber and prevented any dipping experiments from being conducted during 
most of the quarter. However, while the apparatus was being disassembled and cleaned 
the opportunity was taken to revamp the temperature control system and pulling mechanism. 
It was decided that a poor impedance match between the Honeywell Dialatrol and the power 
supply controls was responsible for the unsatisfactory control. That system was dis­
carded in favor of a properly matched one consisting of a Honeywell Deviation Set Point 
amplifier and a Honeywell Electr-O-Volt controller. 
The cable-type dipping mechanism, which did not operate as smoothly as desired, was 
replaced with a ball screw drive mechanism. Both the temperature control system and 
the drive mechanism have been satisfactorily used in Czochralski-type crystal growth 
apparatus used in the Honeywell Research Center for the growth of high-quality optical 
and electro-optic crystals. 
After the apparatus was cleaned and reassembled one of the first runs to be made was a 
dummy during which the melt was held at a typical growth temperature for six hours, 
but no substrates were dipped. This was done to check the cleanliness of the apparatus. 
Resistivity measurements made at the conclusion of the run were high, 100-1,000 ohm cm, 
n-type, indicating the melt had not been contaminated. 
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Starting with runs 55 through 77 helium, rather than argon, has been used as the 
atmosphere in the apparatus. The increased thermal conductivity of He permits higher 
growth rates and helps to suppress the collection of Si vapor on the viewports and chamber 
walls. 
Mpre recently, a gas mixture of He-10%l-!2 has been employed as the atmosphere. The 
benefits, if any, derived from coating in the presence of hydrogen are currently being 
assessed.


During the third quarter, two more modifications were made onthe apparatus. First, a 
gas jet was installed inside the growth chamber-so that the temperature gradient above 
the melt can be manipulated. Second, a new pull rod seal was installed and the pull rod 
itself highly polished to provide smoother mechanical motion upon withdrawal Of the 
samples from the melt. The experiments with the gas jet were only partially successful 
as the gas flow caused the surface of the melt to solidfy as much as the material on the 
gubstrate, Redirection and/or a design of the nozzle should help alleviate this problem. 
At the end of run 72 a chromel-alumel thermocouple was inserted into the apparatus in 
place of the pull rod to measure the temperature gradient above the melt. The result is 
shown in Figure 7. As expected, the temperature drop immediately above the melt is 
quite large, > 200'C in 0.5 cm. The graph represents average values of continuous scans 
taken at 0.02 and 0. 1 cm/sec. As the distance above the melt increased convection 
caused temperature fluctuations as large as 1000C. 
A new numbering system which has been initiated to identify the samples incorporates 
certain information about the ceramic substrate and graphite coating. For example, 
59-10M6H means the 59th run, 10th substrate dipped in that run; M is for McDanel, 
6 is the Ceramic Center's batch identification, and H is for hand-rubbed graphite. The 
meaning of other letters which may appear is explained in the key at the bottom of the 
data sheet. 
During the past year, 57 runs were made and more than 340 specimens were dipped for 
an average of six samples per run. The most samples coated in a single run during an 
eight-hour shift was 26. 
Morphology and Vficrostructure 
During one of the first quarter runs, ten substrates were dipped at an angle of 45 deg to 
the surface of the 'melt during insertion and withdrawal from the melt. The objective of 
this experiment was to see if changing the geometry of the meniscus would influence 
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Figure 7. 	 Temperature Gradient Above the Melt in Dip-Coating 
Facility. 
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the coating rate and/or quality. The principal parameters that were varied were pull 
rate and the sign of the dip angle (carbon-coated side of the substrate facing up or down). 
The pull rate was varied from 0.02 to 0. 1 cm/sec. 
Examination of the silicon coatings showed-that angle dipping did not drastically alter 
the rate or manner in which the coatings solidified. The coatings looked quite comparable 
to those dipped vertically, with coating thickness decreasing with increasing pull rate. 
However, it appeared that the coating thickness of the angle-dipped samples was more 
uniform than those dipped vertically. 
I 
It was also interesting to note that those samples dipped with the carbon coating facing 
up came out of the apparatus with the silicon side clean (no vapor deposited material) 
and coated completely to the bottom edge, while those dipped with the carbon- coated 
side down came out with a light vapor-deposited coating and the last - 5 mm of substrate 
virtually bare. The cleanliness of the silicon surface can be explained by self-shielding 
of the silicon coating from the vapors coming off the melt, by'the substrate in one case 
and direct exposure to them in the other. The lack of coating at the bottom edge of, 
the samples dipped with the carbon side down is a consequence of the manner in which the 
liquid "bridge" between the substrate and melt surface is formed and broken at the instant 
the bottom edge is pulled from the melt. 
Four substrates made from segments sliced axially from McDanel s MV-30 slip cast 
mullite tubing were also dipped. These samples were dipped vertically with the tube 
axis parallel to the pulling direction, The expected variations in coating thickness 
were observed as pull rates and temperatures were varied. However, in comparing 
the nature of the silicon on the convex surfaces to that on the concave surface it appeared 
that the dendrites formed on the convex surfaces were increasing in width at a somewhat 
higher rate than that observed on a flat surface. This could be due to either thermal 
or crystallographic conditions and will be investigated further. These sections of tubing 
yielded crack-free silicon layers with good adhesion and withstood the thermal shock 
of being immersed into molten silicon. 
In the course of our work during the fourth quarter the effect of substrate width, relative 
to crucible diameter, on edge nucleation was examined. This was done by dipping sub­
strates of various widths, 37 (standard size), 29, 26, 18 and 12 mm under constant 
conditions, melt temperature 1440C and growth rate 0.05 cm /sec, and then examining 
the nature and extent of the growth at the substrate edge. It appeared that substrate size 
did not influence edge nucleation and growth. Samples coated under the same conditions 
showed the same type of edge structure; i. e., on each there was a region 5 mm wide in 
which the crystals grew in at an angle of 35-45 deg before impinging on the large crystals 
that were growing down the center portion. 
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Examination of the coatings grown at different temperatures and rates revealed that the 
width of the sideways growth region was reduced by the same factors that tend to reduce 
grain size in general (higher melt temperatures and faster growth rates). 
An experiment was also conducted to evaluate the feasibility of coating patterns on the 
ceramic as defined by the carbon coating. This was done by applying the carbon to the 
substrate in a series of vertical stripes, 2-7 mm wide with a 2-3 mm spacing. With 
one run welt defined silicon stripes were produced. On a subsequent run the silicon 
bridged the gaps between the carbon stripes and coated the carbon-free spaces on thea 
substrate. The reason for this cannot be explained at this time but is being investigatedt 
The crystallographic texture of silicon on ceramic was determined by x-ray diffraction 
using the Laue method. Laue shots of individual grains were taken on samples MR45 
and MR62. The surface of the coating was found to be predominately [ 331) with a growth 
direction of <211>. This texture permits a [111)twin plane to occur perpendicular to the 
substrate and propagate as the grain grows. This texture is similar to that observed 
in EFG ribbon silicon5 . 
In an effort to promote large grain growth, four substrates were dipped with single­
crystal Si seeds attached. Thin wafers of single-crystal Si were simply clamped to the 
substrate at the top edge of the carbon coating. The results can be seen in Figure 8 
which shows the interface between the single-crystal seed and the ensuing silicon film. 
Although the desired result, single-crystal film growth, did not occur, the procedure 
shows promise. The seed-film junction is continuous, indicating that with a suitably 
oriented seed, large grain growth may be induced. 
Dislocation density of the silicon coating was investigated using the etch pit technique. 
Figure 9 is an optical photomicrograph of the etched as-grown surface of sample MR114. 
Note that certain areas between twin boundaries are dislocation free. The dislocation 
count obtained from this surface was - 9 x 106 cm Figures 10 and 11 show optical 
photomicrographs of polished and etched cross sections of sample MRl14 taken parallel 
and perpendicular to the pulling direction; the dislocation counts from these two surfaces 
were ,- 8 x 106 and -6 x 106 cm " 2 , respectively. 
Carbonization 
In an effort to identify alternative methods of carbonizing the ceramic, several different 
techniques were tried during the year. First, four mullite substrates which had a Vitre-
Graf graphite coating on all surfaces were dip-coated. The coatings were prepared by 
21


Figure 8. Seeded Si Sheet Growth. The seed in the trapezoidal 
shape at the top of photo (Wright etch, 2.5Sx). 
Figure 9. 	 Optical Micrograph (500x) of Etched As-Grown 
Surface (Sample M1l14) Showing Dislocation 
Etch Pits 
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Figure 10. 	 Optical Micrograph (500x)of Polished and Etched 
Cross Section of Silicon Coating, Sample MRll4, 
Taken Parallel to Pulling Direction; Etch: Sirtyl;
Time.- 15 See. ; Dislocation Count,-8 x 106 cm - 2 . 
Figure 11. 	 Optical Micrograph (500x) of Polished and Etched 
Cross Section of Silicon Coating, Sample MIRll4, 
Taken Parallel to Perpendicular Direction; Etch: 
Sirtyl; Time: 15 Sec. ; Dislocation Count ,-6 x 106cm - 2 . 
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Tylan Corporation and are reported to be -7- tm thick. The primary purpose for 
dip-coating these substrates was to evaluate the passivation capability of these particular 
graphite coatings in preventing dissolution of the mullite in the silicon melt. Since the 
resistivity of the silicon layer is a convenient method for obtaining the amount of mullite 
dissolved, thick (150-400 4m) silicon coatings were grown on the substrates to improve 
the accuracy of the resistivity measurements. 
The Vitre-Graf coatings are comparable in wettability to the rubbed-on graphite coatings 
typically used, but their rate of dissolution in molten silicon is considerably less. Part 
of the passivation study included soaking a Vitre-Graph coated mullite substrate in molten 
silicon for a period of one hour. Upon withdrawal of the substrate from the melt after 
this prolonged soaking, the substrate possessed a smooth, uniform silicon coating, 
thereby demonstrating the durability of these particular graphite coatings in molten 
silicon. By comparison, the rubbed-on graphite coatings completely dissolved in molten 
silicon in less than an hour. 
Due to the length of time the substrate was immersed in the molten silicon and the amount 
of carbon present a silicon carbide layer was formed and is shown in the photomicrograph 
of Figure 12. Although occasional carbide particles are seen in the silicon layers on 
hand-rubbed graphite, usually neither the time in the melt nor the amount of carbon 
present are sufficient to generate an observable layer. 
Figure 12. 	 Optical Micrograph (500X) of Silicon Carbide 
Layer on Vitre-Graf Coated Substrate MR78 
that had been Soaked in Melt for I Hour. 
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Five different liquid carbon coating compounds were purchased from Dylon Industries. 
These coatings had the viscosity of latex paint and were water soluble. A total of 22 sub­
strates were dipped that had been coated with the various Dylon compounds. It was found 
necessary to oven dry these coatings, as residual moisture caused them to blister or 
"boil" off when dipped in the molten silicon, as shown in Figure 13. It was also noted 
that the granular nature of most of these coatings promoted nucleation which decreased 
the grain size, and that carbides formed throughout the Si layer. However, in cases 
where the granular surfitce was smoothed by wiping off the excess graphite and the coating 
was oven dried, the Dylon coatings gave large grain size similar to the hand-rubbed grn, 
phite coatings. Unfortunately our chemical analysis of these coatings has revealed that 
they contain from 1 to 2 percent impurities--a fact the vendor would not reveal--and are 
probably unsuited for our application. 
Another somewhat novel method of carbon coating was also investigated - plasma decompo­
sition of propane gas in an RF sputtering apparatus. The carbon is deposited uniformly 
and its purity reflects that of the gas. The morphology and grain size of the silicon film 
formed on such substrates is comparable to those on hand-rubbed graphite coatings. 
Several methods of incorporating the carbonization with the ceramic processing were also 
examined. These were rolling graphite or silicon carbide particles into one surface of 
the substrate and then firing in an inert atmosphere or just firing the ceramic in an inert 
atmosphere so that the residue from the organic bonders would form a carbon film. 
Unfortunately none of these approaches worked with the dipped samples. The plain ceramic 
fired in an inert atmosphere shattered in the temperature gradient above the melt before 
it could be dipped. The substrate with silicon carbide developed large blisters and it 
appeared that the silicon did not wet the surface. The substrate with the graphite particles 
appeared to have been wet by the silicon, but either there wasn' t sufficient carbon or the 
particles didn't stay embedded to permit the growth of a silicon layer. 
Some very promising looking experiments have been conducted using colloidal carbon 
suspensions obtained from Acheson Colloids Co., Port Huron, Michigan. Four different 
mixtures are being tested; Dag 154, Electrodag 154, Electrodag 155, and Electrodag 502. 
The 154 mixtures are graphite in isopropyl alcohol with a dellulosic binder. Electrodag 
155 is a mixture of graphite in trichlorethylene with a cellulosic binder. Electrodag 502 
is a graphite and carbon black mixture in methyl ethyl ketone (2-butanone) with a fluro 
elastomer binder. Drying poses no problems and coating thickness is relatively easy to 
control. 
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Figure 13. Blistered and Spotty Si Film Formation as the Result 
of Incomplete Drying of Dylon Carbon Coatings (1.7x) 
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Spectrographic anaLysis shows that the dags should be suitable for solar cell application. 
The results of the analysis are shown in Table 3. 
Table 3. 	 Spectrographic Analysis Results of Colloidal Carbon Suspensions


from Acheson Colloid Co., Values in ppm.


Lem154 Dag 154 E'dag 502 E'dag 154 E'dag 155 
AR 88 ND < 10 110 20 33 
Mo 100 ND < 33 34 ND < 33 ND < 33 
Sn 52 ND < 10 ND< 10 ND< 10 ND< 10 
Ca 180 43 68 	 39 56 
ND< 33 ND < 33 
 ND < 33 ND < 33V 33 
Ti 24 8 53 7 8


Ni 15 2 2 2 2


Si 220 35 72 73 51


Pb 35 ND < 33 ND < 33 ND < 33 ND < 33 
Mg 4 2 14 2 3 
B 3 ND < 1 37 ND < 1 3 
Mn 4 2 3 	 2 3


Na 200 ND < 100 270 	 ND < 100 ND < 100 
Fe 1500 260 370 	 285 290


*Older stock. 
The growth morphology of the silicon is not adversely affected by the dags. Metallo­
graphic examination of cross sections of silicon-on-ceramic which were carbonized with 
Dag 154 showed excellent wetting of and bonding to the ceramic surface by the silicon as 
shown in Figure 14. 
Because of the ease of application of the dag mixtures they are now used instead of hand­
rubbed graphite to carbonize the ceramic. The dags also lend themselves to conducting 
carbon doping experiments with the intention being to use the doped carbon layer as a 
back contact. For this purpose, boron silicate - Dag 154 mixtures were applied to several 
substrates and dipped. The silicon coatings appeared no different from those on undoped 
dag and will be fabricated into diodes and cells for further evaluation. 
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Figure 14. 	 Silicon-Ceramic Interface Carbonized 
with Dag 154 (500x) 
In general, from our experiments, it appears that any means of applying a smooth, 
uniform, dense coating of carbon of suitable thickness and purity will promote the coat­
ing of ceramic with silicon. 
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CONTINUOUS-COATING FACILITY (J. D. Heaps, C. D. Butter, 
L. D. Nelson and H. A. Wolner) 
Introduction 
During this reporting period a continuous-coating facility was designed and at this report­
ing date its construction is 95 percent completed. It was scheduled to be in operation 
on 27 September, but due to a scheduling error on the part of the power supply vendor, 
its operational date has been delayed for two weeks. 
This newly constructed facility described below is expected to overcome some of the in­
herent problems of the dip-coating technique. Its principal advantages are as follows: 
1. ) 	 Its coating principle vastly reduces the area of, and the time that the 
substrate is in contact with the silicon melt. This feature lessens the 
possibility of the melt being progressively contaminated by the substrate. 
2.) 	 The new facility permits the use of much larger substrates which should 
allow the individual crystalline grains to develop larger in size. 
3.) 	 The scale-up coating through-put of this new technique is potentially


superior because it eliminates the dipping and soaking time required


with the dip-coating technique.


4.) 	 The thermal stability of the solidification zone of the continuous coater

should also be superior to the dip-coater since its melt temperature

will not be constantly upset by the immersion of unheated substrates.

The 	 principle of the continuous coating concept is shown in Figure 15. Graphite-coated 
ceramic substrates are passed over a silicon-filled side arm of a crucible containing 
molten silicon. The level of the molten silicon is adjusted so that the surface of the 
liquid silicon bulges up above the walls of the side arm. The path that the substrate 
takes over the side arm is such that it comes in contact with the molten silicon but 
does not touch the walls of the side arm. It is expected that with an appropriate tem­
perature gradient in the solidification zone that the resulting liquid solid interface will 
be similar to that of the dip coating method and that silicon will continue to nucleate 
from previously grown silicon. 
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QUARTZ DISPLACER 
FOR LEVEL CONTROLCERAMIC 
SUBSTRATE SILICON MELT 
THIS SECTION AVAILABLE FOR SUBSTRATE PREHEATERS AND SILICON MELT HEATER 
Figure 15. Silicon Coating by Inverse Meniscus (SCIM) 
Description of Continuous-Coating Facility 
Figure 16 is a photograph* of the coater component of the continuous-coating facility. 
As shown in Figure 17 the coater is divided into three sections: (1) a fore compart­
mert (for substrate loading), (2) a growth chamber (for silicon coating) and (3) an after 
compartment (for substrate removal). The coater permits 10 cm x 100 cm graphite ­
coated ceramic substrates to pass (coated face down) over a silicon-filled trough-like 
quartz side arm which is attached to a crucible containing molten silicon (Figure 17). 
The level of the molten silicon is adjusted so that the surface of the liquid forms a 
meniscus above the walls of this quartz side arm. As molten silicon in this side arm is 
used up, it will be automatically replenished by a quartz plunger which displaces the 
silicon in the main crucible (see Figures 18 and 19). The position of this plunger will 
be controlled by the use of a laser beam whose path to a light sensor will be interrupted 
by the silicon meniscus in the side arm when the desired silicon level is achieved. 
The growth chamber of the facility is surrounded by a water-cooled copper box (see Figure 
17). Three separately controlled graphite furnaces provide temperature zones to perform 
the following functions: 
*Note: This photograph was taken prior to the coater's present state of completion. Re­
porting time did not permit a current photograph. 
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Figure 19. Top and side view of continuous coating facility. 
1. 	 Gradually heat the substrate to the coating temperature. 
2. 	 Control the temperature of the molten silicon in the main crucible and


side arm.


3. 	 Provide, as needed, the temperature profile required for desirable cry­
stalline solidification and minimum thermal stress. 
The first and second zones are individually powered by SCR-regulated 0-30 Volt. 0-1500 
amp, d-c power supplies. Their temperatures are also individually controlled by 
Honeywell three-mode controllers. The third zone is powered and temperature control­
led by a Honeywell Electrodyne-controlled power supply. Each of these furnaces is sur­
rounded by insulating blocks of graphite and carbon felt. Viewing ports are provided 
for observation of the main crucible during melt-down and for viewing the silicon menis­
cus in contact with the substrate (see Figure 19). 
The inert gas-filled enclosure which houses the growth chamber also includes fore and 
after compartments for handling uncoated and coated substrates. These compartments 
contain stainless-steel chain conveyors which carry the substrates to, through, and 
from the growth chamber. The chain conveyors are driven by a "Digilok" controlled 
variable-speed drive system which is adjustable for growth velocities of tenths of mm/ 
see to many cra/sec. Given an ideally flat substrate, the fore and after chain conveyors 
are spaced to allow the substrate's center of gravity to carry it from one conveyor to 
the other. For substrates that are less than flat, rollers assist in positioning the sub­
strate. Until the growth parameters are established for producing acceptable crystal­
line silicon coatings, several substrates to be silicon coated will be loaded into the fa­
cility's fore compartment (see Figures 17 and' 19) via the top opening. They will sub­
sequently be placed on and removed from the chain conveyors using "dry box" -type rub­
ber gloves which are installed in the coater's end plates. Once proper growth para­
meters have been established, the end plates on the fore and after compartments will 
be replaced with plates that permit substrates to pass through with a minimum of inert 
gas leakage. 
While the facility was primarily designed to horizontally coat substrates, provision has 
been made for tilting the entire facility through about ± 30 degrees. With minor modifi­
cations the facility can be adapted to vertically coat substrates. Vertical coating does, 
however, place a more severe requirement on substrae flatness. 
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MATERIAL EVALUATION, AND SOLAR CELL FABRICATION (J. D. Zook, T. Schuller, R. Hegel, C. Knudson, and A. Peterson) 
Chemical Characterization of SOC 
During the first year of'the contract it was established by IR spectroscopy at low tempera-. 
tures that the mullite does contribute aluminum to the melt. Although other techniques 
for identifying trace, impurities have been investigated during the past year, none of these, 
has.'been very satisfactory. The studies performed are summarized below. 
Neutron activation analysis--Neutron activation analysis was performed by General Ac­
tivation'Analysis,- Inc., of San Diego. Samples were prepared from the top edge of the 
melt -(first to solidify) for melts 16, 27 and 28, and a multi-element survey was per­
formed. The result was that no impurities were detected in melts 16 and 28, whereas, 
in sample 27 Mn, Sm, Na, La, Eu and Br were detected at the ppma level, as shown 
in Figure 20. This finding makes sense since melt 27 was one in which MV20 mullite 
had been dipped for over an hour. Melt 16 was boron-doped with no dipping, and melt 28, 
was a contamination check with no boron doping or dipping. The disappointing aspect of 
this is that the elementsof interest, namely Al, B, P, Fe, Ti and V, cannot be detected 
in Si at the ppma level by this technique. 
Ion Beam Microprobe--Analyses were performed by McCrone Associates of Chicago, 
Ill.and Applied Research Laboratores (ARL) in Sunland, Ca. The analyses were found 
to be very sensitive, but were very sensitive to contamination. The impurites B, C, , 
Na, Mg, Al, P, K, Ca, Ti, V, Cr, Fe, Ta, and Pb were found. The quantities of Na, 
K, and-Ta were significantly greater than upper limits found by neutron activation analy­
sis. On the other hand, Fe; Mu, Mg, Ca, Na, Ti and Ware known to be present in the 
ceramic from emission spectrographic analysis. 
Several diode areas were examined in the imaging mode using the IMMA machine at ARL. 
One region was selected as having a fairly large-angle grain boundary and a region of 
irregular surface texture, indicating small crystal size. This area was sputtered to-a 
+depth such that most of the n phosphorus-diffused layer had been removed. After pro­
filing, the area still showed some mass 27 (Al), 31 (P), 48 (Ti), and 54 (Fe). Images 
taken with a 10 jim ion beam showed no preferential distribution of any of these impuri­
ties. 
In general, all of the search for segregation at grain boundaries-by this technique gave 
negative results. The only images which showed nonuniform distribution of impurities 
were on surfaces that had not been sputtered. Sample MR105 showed clustering of 
masses 23 (Na), 27 (Al), 48 (Ti), and 54 (Fe). These did not appear to correlate with 
structural features. 
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Figure 20. Multi-Element Survey of Melt 27 by Neutron Activation Analysis 
The QMAS machine was used to look for impurities in the SOC samples. Comparison with 
a~silicon standard from JPL containing 2 ppma aluminum gave 26 ppma using the standard 
calibration program. The numbers depend on the presputtering (preburn) time with lower 
concentrations after longer times. Thus -surface cleanliness is clearly important for 
good results. All the samples were grown from melts which had been exposed to mullite 
for long times. The only independent check is the Al content, which should correlate 
with resistivity measurements. This correlation was quite poor. Sample MR78TC should 
have had considerably less Al than MR47, whereas they both showed the same amount, 
both higher than the values indicated from resistivity. The Al content indicated for sam­
ple MRl05 was beyond the solubility limit. The discrepancy could well be due to residual 
Al from the surface. 
We basically believe in the capability of the INMVIA and QMAS systems, but need ' con­
sistent procedure for cleaning samples to avoid "driving &" of impurities. 
Other Techniques--In addition, SIMS and Auger analyses were performed at Physical 
Electronics Industries, but no impurities were detected, showing that these systems 
are not sufficiently sensitive for our problem. 
Electrical Characterization of SOC 
Earlier in the program, low-temperature infrared spectroscopy was used to determine 
that some dissolution of the mullite occurs in molten silicon. Part of the aluminum atoms 
from the 3A12 03 • 2 Si 2 enter the silicon lattice to become electrically active acceptors. 
The extent and rate of dissolution were examined in a series of experiments using re­
sistivity measurements to determine the aluminumconcentration. The extent to which 
the mullite dissolution can be inhibited by a vitreous carbon coating, prepared by Tylan 
Corporation, was also investigated. 
A summary of investigative experiments is shown in Figure 21 which gives resistivity 
5s a function of time in the melt. Samples were prepared from the tops of solidified 
melts and resistivity measurements were made, where possible, within single grains 
of silicon. The top of the solidified melt was chosen to be representative of the solidifi­
cation rates involved in actual dip-coated layers of silicon and thus should more accurately 
simulate the effects of impurity segregation. 
An undoped silicon charge was melted and a 125-pm-thick silicon layer was dip-coated 
on a MV-20 mullite substrate (MR45). Following this, an uncarbonized substrate (MR46) 
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was dipped and soaked in the melt for a period of - 63 minutes. A third substrate (MR47) 
was also dip-coated with a 125-j±m thick layer of silicon, and resistivity measurements 
of the above layers, as well as of the respective melt, were made. The results are 
shown in Figure 21. 
The above experiment with a new silicon charge was repeated with substrates which were 
fully coated with graphite on all sides and edges. The first dipped substrate (MR48) was 
in the melt for 22 minutes, As shown in Figure 21, the rubbed-on graphite coating nei­
ther helps nor hinders the final impurity level of the melt. 
Using another undoped silicon charge, five MV-20 mullite substrates (MR1O1 through 
MR105) were progressively dip-coated with silicon layers using identical growth condi­
tions. Their respective resistivities, as the melt became progressively contaminated, 
are also shown in Figure 21. 
Figure 21 shows that the aluminum impurity level of the melt increases rapidly during 
the first two or three minutes of contact time with the substrate, and then increases 
exponentially at a lesser rate, becoming very nearly saturated after an hour of contact 
time. 
The initial rate of dissolution would be proportioned to the amount of exposed surface 
area with the rate decreasing as the solution approached saturation. The effective 
surface area of the mullite depends on the surface roughness and on the degree of wet­
ting of the substrate, The saturation solubility of the aluminum is determined by the 
amount of oxygen in the melt. Because of the quartz crucible, the silicon is saturated 
with oxygen, limiting the amount of dissolved aluminum to a concentration well below 
the solubility limit of aluminum by itself. Since several chemical reactions are in­
volved, the detailed kinetics are undoubtedly not simple, as indicated by the several 
slopes in different regions of Figure 21. 
Figure 21 also shows the effect of the vitreous carbon coating in inhibiting the mullite 
dissolution rate in molten silicon. Vitreous carbon-coated substrates MR97-TC and 
1VR98-TC were successively dip-coated in an undoped silicon melt. Substrate MR98-TC 
was allowed to soak in the melt for one hour before it was removed with a smooth, uni­
form silicon layer. MR97-TC and MR98-TC layer resistivities are also plotted in Figure 
21 for the purpose of comparing them with the more generally used rubbed-on graphite 
coated substrate silicon layers. 
It is interesting to note that for reasons not yet understood and contrary to what is gen­
erally expected, resistivities measured on the SOC layers where the current ran across 
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grain boundaries are frequently substantially lower than those where the current ran 
along the -single grains. This anomaly occurred in the vitreous carbon-grown silicon 
layers, regardless of their- impurity levels. The data points shown in I'igure 21 are an 
average for both current orientations. 
As reported in an earlier section of this report, sectioning MR78-TC caused portions of 
the vitreous carbon silicon layer to separate from the substrate. This made it possible 
to measure the sheet resistance of the silicon layer as well as that of the attached vitreous 
carbon coating. Since the sheet resistance of the silicon layer was -20 times that of the 
vitreous carbon, it is evident that some type of conductivity barrier exists between the 
two. The sheet resistance of vitreous c Pbon on the uncoated portion of the dip-coated 
layer was very similar to that attached to the silicon layer-, giving further evidence that 
little, if any, of the vitreous carbon coating was dissolved by the molten silicon after 
soaking in it for a period of one hour. 
In recent months a number of dag (alcohol colloidal suspension) carbon coatings have 
been used. A run is planned to determine the extent to which these coatings inhibit dis­
solving of the melt. 
During the course of the year the system became inadvertently contaminated. It was 
then thoroughly cleaned and a contamination check was run. The results showed that 
an undoped melt never exposed to mullite should have a resistivity in the 10o3 hm-cm 
range. 
Electrical Characterization of Carbon Layers 
There are several important aspects of the electrical resistivity of carbon layers. First, 
the electrical resistance can be used to evaluate the uniformity and reproducibility of 
the carbon-coating process. Secondly the sheet resistance of the carbon may affect the 
resistivity measurement of the silicon. Thirdly, it would be desirable to use the carbon 
as a back contact to the silicon to decrease parasitic series resistance of solar cells. 
Table 4 summarizes our measurements on sheet resistance of carbon layers. 
It is clear from Table 4 that the rubbed and the dag-borosilicate coatings graphite are 
almost entirely removed by the melt. The dag layer is partially removed, but has the 
appearance of being continuous and intact after removal of the SOC by etching or spal­
ling. 
The vitreous carbon layers, on the other hand, are almost wholly intact after contact with 
the melt, even after one hour of contact with the melt (sample MR78TC). Since the sheet 
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resistivity of the vitreous carbon is only 2 to 5 ohms/0, it is much lower than the sheet 
resistivity of the p-type silicon layer (50-500 ohms/C) and could seriously affect the sheet 
resistivity measurement if there is low resistance contact between p-silicon and vitreous 
graphite. The nature of this contact was therefore inyestigated-and-the-results are-re­
ported fn the next subsection. 
Table 4. Typical Carbon 	 Sheet Resistivities 
[ After CP4 Etching ToCs Deposited Remove SOC LayerCarbon Type (ohms/ 	 (ohms/C) 
10-25 	 250-600Graphite Rubbed 
 
On Rolled Mullite


(MV20)a


Graphite Rubbed On 100-150 
 iK-60K
 
Pressed Mullite


(Amer. Lava)


2.5-5Vitreous Carbon (Vitregraf) 2.5-5 
 
On MV20


120-600Dag '(colloidal carbon 	 20k-40k 
 
(unfired) 70-450
in alcohol) 
 
On MV20 20-40 (fired) (where SOC Spalled off)


5K-tMDag and Borosilicate 
 
glass (1:1)


aThe thickness of the layer based on weight gain. is 71im which would give 
a sheet resistivity of about 2. 5 ohms/0. 
Silicon - Carbon Interface 
A number of interesting observations have been made regarding the silicon-carbon in­
terface. Samples were mounted in a metallurgical mount, and cut, and polished to show 
the cross section. The'microscope showed that there was an interface layer that was 
harder than either the carbon or the silicon - a strong suggestion of silicon carbide 
formation. 
was 
examined using scanning Auger microscopy (SAM) at Physical Electronics. Inc. Some 
These samples were then 	 removed from the potting compound and the cross section 
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of the results are shown in Figure 22. A complete Auger spectrum of the interfacial 
material showed only silicon and carbon, and no impurities (at the 0. 1 percent level). 
It is interesting, however, that the shape of the carbon peak and the silicon to carbon 
stoichimetry varied from that of a polycrystalline silicon carbide standard. It is not 
known whether these discrepancies are significant, but they suggest that the form of sili­
con carbide is different from the usual form. 
At any rate, several comments on the silicon-carbon interface are in order. The SiC 
appeared thickest at the top of sample MR78 which had been In the melt for an hour. 
Since it was much thicker than the carbon coating, the SiC must be formed from carbon 
particles which float to the top of the melt. There was no detectable SiC at the top of 
sample MR106 which had been in the melt a minimum amount of time. Away from the 
surface the SIC thickness appeared about the same in the two samples, varying from 2 
to 10 pm. Typically. the SiC was somewhat thinner than the vitreous carbon coating 
remaining. 
The samples were etched in Sirtyl etch after polishing, which revealed the presence of 
cracks. The region shown in Figure 22 was selected because the SIC was of maximum 
thickness and because it showed some cracks in the silicon and at the silicon-SIC inter­
face. These cracks may be responsible for the nonuniformity of the electrical contact, 
or it may be due to variations in SiC thichness. 
To measure the current-voltage relationship of the contact between the p-silicon and the 
vitreous carbon layer, samples were prepared by selectively etching away the silicon, 
leaving pads of silicon on the exposed graphite. The geometry was the same as used 
for the contact resistance measurements discussed below. Current flowed from one pad 
to another, and the voltage drop between the silicon and the graphite at the edge of the 
silicon was measured. Typical results are shown in Figure 23. 
The resulting I-V characteristics for sample MR78 were quite nonlinear, characterized 
by a Schottky diode-like behavior. The slope at zero voltage gave centact resistance 
values of averaging about 6 ohm-cm 2 . This sample had been in the melt for over an 
hour and so a rather thick layer of SiC is presumed to have formed. 
Sample MR106D had a much shorter time in the melt, about 80 seconds at the top of the 
SOC layer and about 3 minutes at the bottom. Three contacts were evaluated. A. B, 
and C had increasing times in the melts and had zero voltage contact resistivities of 
0. 03, 0.04 and 0. 13 ohm-cm 2 , respectively. The former values are quite low, and


contacts A and B in particular, were quite linear in their behavior.
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Figure 22. 	 Scanning Auger Micrographs of the Silicon-
Vitreous Graphite Interface at 2500x. Photo 
at left is a secondary electron image, the 
center photo is the carbon image, at right is 
the silicon image of a section of sample 
MR106. Silicon is at the top, carbon is at the 
bottom, and the silicon carbide is in between. 
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Figure 23. Silicon-Vitreous Carbon Electrical Contact. 
(a) current-voltage relationship for sample 
MR78TC which had been in silicon melt 1 hour;(b) sample MR106TC, 2 minutes in melt; (c) 
four-terminal method measurement. Both (a)
and (b) had 10-mA,/cm vertical current scale. 
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LAYER, 
These results are particularly encouraging because they indicate that the vitreous car­
bon can provide an adequate base contact to the p-layer. On the other hand, it means 
that sheet resistance measurements on these SOC layers can be in error because of 
shorting by the graphite. In fact, four-point probe measurements of sheet resistivity 
were made on sample MR106D and were found to vary by a factor of 30 from region to 
region, with the low readings corresponding to the readings for the carbon. Thus the 
silicon-carbon electrical contact is not uniform on this sample. 
The dag alcohol-colloidal graphite coatings have been shown to be quite attractive from 
the coating and purity viewpoint. It appears that they may also be helpful in the pro­
blem of contamination of the melt from the mullite. In several cases where the dag 
was not diluted the silicon layers separated from the ceramic. The surprising feature 
was that the carbon layer underneath remained intact, while some of the carbon remained 
attached to the separated silicon. This behavior contrasts with that of the rubbed-on 
graphite and the vitreous carbon coatings. In those cases, when silicon separation oc­
cured, the carbon layer adhered to the silicon. 
The encouraging aspect of this is that no white mullite was visible, suggesting that the 
silicon may not be making direct contact to the mullite. Thus, dissolution of the mul­
lite and consequent contamination of the melt may be prevented. 
Sheet resistance measurements on SOC layers spalled off of dag coatings suggest the 
carbon on the substrate does not disappear into the melt as does the hand-rubbed 
graphite. The data also shows that the contact between the silicon and the carbon is 
nonohmic. However, in one sample the sheet resistance measurements, though erratic, 
suggest that there is fairly good ohmic contact between the silicon and the carbon. 
Clearly this is an area that needs further investigation. Certainly we plan to do a run, 
using an undoped melt and dipping only substrates that are completely coated with the 
dag coating, to see if dissolution of aluminum from the mullite is indeed prevented by 
the dag. In addition, we would like to experiment with multiple coatings and with boron­
doped coating. 
Reflectivity Measurements 
To correct for reflectivity losses in calculations of inherent efficiency of solar cells, it 
is necessary to know the reflectivity of silicon averaged over the solar spectrum. It is 
therefore of interest to measure reflectivity of our SOC material. For this purpose a 
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Cary 14 spectrophotometer with a reflectivity attachment was used, Three samples were 
measured: (1) a polished wafer with HF etch only; (2) a polished wafer that had been etched 
for 8 minutes in a 3:2:1; acetic:nitric :HFetch to remove any polishing damage; and (3) 
a SOC sample (MR107) that had an HF etch only. 
The shape of the reflectivity spectrum between 300nm and 1200nm for all samples was 
essentially identical. The polished samples had the highest reflectivity, while the etched 
sample was a factor of 0. 983 lower, The SOC samples had an average value that was 
0. 859 lower than the polished sample. There were slight deviations from proportionality, 
but these were in a direction to be explained by the fact that there was more scattering 
by the etched and SOC samples. 
In fact, the variations between the samples can be almost certainly attributed to the 
variations in surface flatness, which causes small angle scattering, An antireflection 
layer on the sample would reduce the small angle scattering losses by the same extent 
as the specular reflection, so we feel the usual assumption of 40 percent reflectivity is 
applicable to our SOC cells as well as to our comparison (etched) single-crystal cells for 
calculating inherent efficiency calculations. However, in the calculations reported be­
low, we have assumed a reflectivity of 35 percent as a conservative estimate. 
Solar Cell and Photodiode Fabrication 
Our initial technique for fabricating photodiodes was to use P 2 0 5 diffusion and hand­
painted black wax to define mesa diodes. Electroless nickel (e-Ni) was used as the 
electrical contact to the p-type base region and silver paste was used for contact to the 
diffused layer. 
During the second and third quarters of this year we have improved our fabrication pro­
cedure significantly. We always make single-crystal control cells and photodiodes by 
the same techniques used for the SOC, The performance of the control cells improved 
considerably with the new fabrication process. 
At the present we are using the following processes, some of which are illustrated in 
Figure 24:


1. P205 diffusion at 875 0C for 20 minutes 
2. Kodak 747 microresist for the photoresist 
3. Fe 2 0 3 patterns on glass to expose the phtoresist by contact printing 
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4. Plasma 	 etch for exposing the base region for base contact and then 
final mesa 
5. Sputtered PtSi contact to base, followed by sputtered nickel 
6. Sputtered nickel contact to n+ region 
7, Indium solder to the nickel film. 
PRI 
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Figure 24. 	 Present Fabrication Procedure. (The sketches 
show the crossection after the step described 
on the left. 3 
In this process the exposed mesa is not subjected to any high-temperature process, 
namely the sintering of the Pt at 600 0C. The Fe 2 0 3 patterns on glass facilitate mask 
registration and do not shrink during development so that the areas are precisely defined. 
Two types of patterns are presently being used, as illustrated in Figure 25. The photo­
diode pattern in Figure 25a is convenient for evaluating uniformity of the material and for 2 
EBIC, LBIC, and lifetime measurements. The 1 cm cell pattern was designed to have 
wide line widths and large tolerances on mask alignment for ease of fabrication. We have 
also laid out a 10 cm 2 pattern as shown in Figure 26. 
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(a) 	 (b) 
Figure 25. 	 SOC Solar Cells 464). (a) An array of diodes. 
The central square is a base contact, as well 
as the outer region. (b) a solar cell with lcm2 
active area. 
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Figure 26. Solar Cell with 10cm 2 Active Area 
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In laying out the pattern for the 10cm 2 cell, we were forced to use narrower line widths 
and 50 percent greater width between lines, so tolerances are smaller and the effect of 
spreading resistance is more detrimental. 
The interdigital electrode pattern is essential at present because of the spreading resis­
tance in the base layer. We plan, of course, to use slots in the ceramic to make contact 
to the base on the back side of the ceramic as illustrated in Figure 27. This, in combina­
tion with conducting layers between the ceramic and the base region, will lead to a series 
resistance comparable to that of cells made from single crystal wafers. 
1I 
• -4. 4 	 h f 
Figure 27. 	 Cross-Section of a Portion of a Solar Cell on a Slotted Ceramic 
Substrate. 
We also plan to modify our diffusion procedure. A new five-inch diffusion furnace has 
been purchased and set up for diffusions using a phosphine source. We have also evaluated 
several liquid spin-on diffusion sources and have ordered a spinner which will enable us 
to follow the procedure recommended by the manufacturer, Two other methods - spray 
on and dip coating - are also being investigated. The latter would be applicable if areas 
larger than 4 in. x 4 in, are to diffused, 
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Characterization of Electrical Contacts 
Important progress was made during the past year in characterization and optimizing the 
electrical contacts to the silicon. We changed from nickel to platinum metalization for 
the contact to the p-type base region of photodiodes and solar cells. 
Contact resistance has been a problem for two reasons: (1) lack of low contact resis­
tance has resulted in poor cell performance, and (2) in a cell design with top contacts to 
the base region the base contacts must be small in area and therefore must have low con­
tact resistivity. The definition and measurement of contact resistivity is not always 
straight-forward, as pointed out by Berger. 6 It is convenient experimentally to measure 
contact resistance using a planar resistor, which complicates the analysis since the cur­
rent density is not uniform. We have used both circular geometry and linear geometrics 
to measure contact resistance. Our technique illustrated in Figure 28, is somewhat dif­
ferent from the techniques described for planar diffused resistors 6 because our samples 
are much larger, and we can use tungsten probes to measure voltage at a point using a 
high-impedance (1000-megohm) buffer amplifier. 
Measurements were first made on electroless nickel (e-Ni) contacts using various geo­
metries. We found that, in some of the photodiodes using e-Ni, the contact's resistance 
to the p-type base was quite nonlinear and variable. Sputtered nickel was more repro­
ducible if sintered at least at 4509C but gave contact resistivities of 0. 3 ohm-cm 2 or 
greater, and were nonlinear. 
We discussed our contact problems to the p-type silicon with various people at Honeywell's 
Solid State Electronic Center, and they suggested the use of platinum silicide (PtSi) or 
palladium silicide (Pd 2 Si) as a contact material. These materials are formed by sput­
tering the metal and sintering at temperatures in the range of 5000C. 
The probe method showed that the contact resistance was much lower than in the case of 
e-Ni. In fact, it was difficult to measure, because with low-contact resistance the cur­
rent density in a planar contact becomes quite nonuniform. 
An approximate method was used to estimate the contact resistivity of PtSi to 3-ohm-cm 
p-type silicon to be about 0.03 ohm-cm 2 . This compares to values of 0.001 to 0. 003 
ohm-cm 2 in the literature. 
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Figure 28. Contact Current-Voltage Relationship and 	 VIL'O' 
Method of Measurementou9 	 QMW 
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EBIC Measurements 
Numerous EBIC measurements of SOC diodes have been performed during the past year, 
and several problems with this technique have been identified. The main problem is re­
lated to the e-beam charging of an oxide at the surface of some samples which causes 
an inversion layer, effectively enlarging the diode. Hopefully. this is avoided in point­
by-point measurements of EBIC which look at a virgin area and approaching the diode 
from a distance. Thus, even if inversion occurs at the point of measurement, these in­
version regions are not connected to each other nor to the diode, so that no current is 
induced in the diode. 
Such point-by-point measurements have been made using a Keithley 602 electrometer to 
measure the current, spending about 30 seconds at each point. Diffusion lengths vary­
ing between 61gm and 25gm have been determined in this way. The problems related to 
surface inversion seem to be considerably reduced with the photolithographic diode fab­
rication procedure described below, because the mesa is defined as the last step and 
there is less chance for oxide formation. Figure 29 shows some diode uniformity re­
sults obtained on diode R78D-42-6, The diodes show fairly uniform EBIC response in 
spite of poor structure. This diode had an actual efficiency of 6. 5 percent, and a short­
circuit current of 22ma/cm 2 , so it appears that reasonably good performance can be ob­
tained in spite of poor crystallinity. 
We have found that the offset current (EBIC current with the e-beam striking the base 
region) is significantly larger for larger diodes. This, together with amplifier pro­
blems, has prevented us from obtaining many point-by-point measurements of diffusion 
length (LD), Although we expect to correct these problems, we have shifted our efforts 
to measure diode uniformity and LD by using spectral response measurements with a 
focused light beam. 
Scanned Light Beam and Diffusion Length Measurements 
Instrumentation has been set up for measuring spectral response and diode uniformity. 
The system consists of a xenon lamp, a prism monochromator, and related optics. A 
pinhole which can be varied is imaged onto the sample surface with an F/2.8 Cassegranian 
reflective object whose focal length is independent of wavelength. The diode is scanned 
using a motorized stage and the short-circuit current is used to measure diode uni­
formity. 
53


soft 	 ZN 
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(D) Line scan of (C) showing 
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signal at grain boundaries. 
lFigure 29. EBIC measurements of diode uniformity 
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We should also note that -the scans at 0, 9941im give currents in the range of 10-30 na. 
If the pinhole is in perfect focus, the area illuminated has a diameter of 8pm, or an area 
10- 7 2of 5 x cm . Thus the current density is in the range of current density observed 
at one sun (20-30 ma/cm 2). 
Solar Cell and Photodiode Performance 
As stated previously, our fabrication process has changed considerably during the course 
of the year. -Our procedures for making the single-crystal comparison cells and setup 
for measuring solar cell performance have also been improved. 
Solar cell characterictics are measured with a new setup using two ELH 300W tungsten­
iodide slide projection lamps which have a color temperature of 3400 0 K and an internal 
dichroic reflector which fliters out some of the IR, This source more closely simulates 
the solar spectrum than the previous system using a flood lamp. We also built a ramp 
generator to automatically sweep out an I-V characteristic, although the manual mode 
can still be used if desired, 
The results of measurements on single crystal comparison cells are summarized in 
Table 5. In principle these cells should be made with exactly the same fabrication pro­
cedure as the SOC cells. 
However, the surface preparation must necessarily be different. The SOC cells are 
given an 1F etch and sometimes a very light surface etch. The single-crystal cells 
have been made with a heavy CP4 etch on the polished wafers to remove polishing 
damage. It was observed, as shown in Table 5, that the best single-crystal results are 
not obtained in this way, but are obtained with a lapped surface, The higher value may 
be due to lower reflectivity of the surface, or it may be due to gettering action of the 
front surface. At any rate, we feel that the heavily etched surface most closely re­
sembles the as-grown surface of the SOC and that this process should be used for con­
parison cells. 
Early in the year, aluminum-doped single-crystal cells were prepared from a Czochralski 
ingot grown at Honeywell. Four diodes made on an Al wafer averaged 10. 2 percent con­
version efficiency, whereas four cells made from a boron-doped comparison cell averaged 
11. 2 percent efficiency, Both VOC and JSC were slightly lower in the aluminum-doped 
wafer. It should be mentioned that both wafers had lapped (1000-grit) front surfaces but 
'had no antireflection coating. The cells had the conventional geometry with a back con­
tact of electroless neckel and a front contact of silver paste. The diffusions were done 
at 900E for 20 minutes. 
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Table 5. Performance of Selected Single Crystal Control Cells. 
Diode No. Diffusion 
Diode No.Temp(OC)a 
Tep'~ 
Time 
(am) 
m) 
Number 
of Diodes 
Averaged 
Active Area S 
(cm 2 )J_______(ohms/0) 
VC 
(Vj 
SC 
(mA/cm 2 ) Fil 
cienmy 
Factr 
EffF 
Comments 
(____I_______)____ 
SC36 B1 
SC36 B2 
904 
904 
20 
20 
0.042 
0.036 
23 
23 
0. 55 
0. 55 
25.4 
23.9 
0.66 
0.70 
9.2 
9.2 
Etched surfa'ce bottom 
base contact 
SC37 At 
SC38 Cl 
SC39 A2 
SC40 A2 
SC42 A3 
904 
900 
902 
904 
904 
20 
20 
15 
60 
20 4 
0. 083 
0. i1 
0.094 
0. 084 
0.057* 
23 
20 
25 
14 
0.54 
0.55 
0. 51 
0.53 
0.51* 
22.2 
21.8 
29.4 
26. 1 
27.2* 
Poor 
0.713 
0.51 
0. 525 
0.73* 
8.G 
7.8 
7.3 
10.2* 
Electrotess nickel top 
base contact 
PtS top bas6 contact 
Top e-N., top base 
contact 
Al-doped bade, lapped 
SC42 B3 
SC42 C2 
SC41 C2 
SC44-02 
SC44-04 
I 
904 
904 
901 
966-1017 
966-1017 
20 
23 
20 
14 
14 
4 
'surface 
0.064 
0. 080 
0. 039 
1.0 
1.0 
26 
0.53t 
0.54 
0.52 
0. 53 
0.54 
29. 1* 
25.7 
22.3 
23.8 
21.4 
0.72* 
0. 59 
0.73 
0.64 
0.71 
I. 2* 
8.2 
8.'5 
8.0 
8.3 
Lapped surface 
Polished surface 
Polished surface, At­
doped base 
PtSi contacts, etched 
surfaces 
SC47-1 
SC50-4 
SC50-3 
904 
904 
904 
20 
20 
20 
5 
6 
0.02* 
0.070 
1. 00 
24 
0.54* 
0.551 
0.53 
24.6* 
25.1* 
23.0 
0.76* 
0.73* 
0. 59 
10.1* 
10.0* 
7.1 
PtSi + Ni base c6ntaot 
Photolithography pattern 
SC52-3 
SC52-4 
908 
908 
20 
20 
4 
4 
0.03* 
0. 05* 
16 0.54" 
0.36* 
26.0* 
21.5* 
0.77* 
0.63* 
10.8* 
4.9* Sandblasted surface 
SC54 832 20 4 0.04* 92 0.53* 29.8* 0.75* I. 5* 
SCSI 
SC61a-I 
870 
870 
30 
30 6 
1.0 
0.07* 
0. 54 
0.53* 
23.3 
23.6* 
0. 68 
0.72* 
8.6 
9.0* 
SC68 
SC69 
857 
863 
25 
30 
10 
1.0 
68 
32 
0.55 
0.53 
25.0 
23.7 
0.36 
0. 58 
5.0 
7.4 
10 em 2 cell 
SC71a 
7SCT1b 
866 
866 
25 
25 
1.0 
1.0 
45 
45 
0.54 
0.54 
25.7 
25.7 
0.61 
0.65 
8.3 
9.0 
Spin on diffusion 
SC74 862 25 1.0 62 0 51 25.3 0.61 7.9 
"Average values. 
These results show that the Al doping introduced by the mullite does not degrade the solar 
cell performance. This conclusion is in agreement with studies by Professor C. T. Sah 
(University of Illinois) that show that recombination centers involving aluminum complexes 
only form if the material is processed above 1000'C. Of course, in our continuous­
coating method we expect that a minimum-amount of aluminum will be dissolved, and that 
the performance of Al - doped solar cells will be irrelevant. 
Table 5 also illustrates the effects of using different cell geometries and contacting 
methods, the effects of different diffusion times and temperatures and different diffusion 
sources. We have found that with improved ohmic contact to the base region, there was 
no difference in performance between cells with base electrodes on the top and those with 
electrodes on the bottom. We expect other improvements in processing will lead to higher 
efficiency and more uniform performance. 
The performance of SOC solar cells is summarized in Table 6. The results are listed 
in chronological order of processing, Our first photodiodes were only a few square 
millimeters in area. The diode patterns made with the photolithographic process de­
scribed above have shown significantly better performance than the cells made by the 
earlier process. 
Both the results of measurements on small (few mm2 ) photodiodes and on 1em 2 solar 
cells are summarized in Table 6. In taking averages, cells that were atypically poor 
were not included, Usually these were a small fraction of the total number. 
Substrates MR78 and MVR106 had vitreous carbon (Vitregraph) instead of rubbed graphite 
as the coating on the ceramic. There appear to be enough variations in processing that 
it is difficult to attribute any significant difference to the Vitregraph. 
A number of diodes were made on Substrate R107A that had been diffused once, lightly 
etched to remove the diffused layer, then rediffused and processed. Although some of 
the diodes were the best to date, the statistical scatter is large enough that it is not clear 
if the gettering had any effect. The diffusion at 870cC should have given a sheet resis­
tance higher than the observed ps = 18 ohms/sq. 
We developed the 1 cm 2 solar cell patterns (shown in Figure 25b) during the third quarter 
and, after initial runs that were not successful because of obvious problems like misregis­
tration, produced the results shown for substrates R172D and R169A in Table 6 and in 
Figure 34a and b. 
61


Table 6. Summary of SOC Solar Cell Performance. 
No. Average 0 os Average Average Maximum Average 
Sample of
D ode Active Area cm2 ohm Ohms Vos J m 21/cm AverageFF Comments 
R12-9-3 1 0.004 1.7 22 0.38 5.6 0.62 1.2 
R4513-27-3 1 0.01 4.0 -­ 0.44 14.8 0.68 4.4 
R47A-27 8 0.02 0. 6 -­ 0.40 6.0 0.64 3.3 1. 5 Met exposed to mullite 
for 1 hour 
R78A-33 8 0.02 2.3 10 0.45 15.0 0.69 5.9 4.6 
R78D-42 5 0.03 2.3 21 0.46 200 0.65 6.5 6. Vitreous caron 
R107D-47 9 0.07 5.0 -­ 0.48 18.0 0.59 6.25 5. 1 
R106J-46 4 0.01 -­ 17 0.45 14.0 0.68 4.9 4.3. 
f106A-45 5 0.05 -­ -­ 0.45 14.0 0.66 4.5 4.3 
Vitreous carbon 
R107C-50 8 0.07 5.0 23 0,50 21.0 0.67 7.5 7.0 
R107A-51 9 0.05 5.0 18 0.49 20.0 0.69 7.8 6.9 Gettered substrate 
0) RI59A-61 1 1.0 - -­ 0.50 20.0 0.68 6.9 
R172E-62-1 1 1.00 1.5 20 0.50 17.0 0.68 5.-7 
65-7F-66 1 1.00 1.2 -50 0.50 21.0 0.67 7.2 Dag carboni 
65-2A-65 1 1.00 1.2 40 0.50 22.0 0.65 7.0 
65-2C-65 7 0.08 1.2 40 0.49 21.0 0.69 8.0 7.3 
R169A-6aB-1 3 0.09 0.51 23.6 0.69 8.6 8.1 
R169A-61B-2 5 0.05 0.50 22.5 0.68 8.1 7.7 
R169B-61fl-1 7 0.08 0.50 20.5 0. 71 7. 9 7. 2 
f172A-70 7 0.08 1.5 40 0.45 20.4 0.59 7.0 5.4 
D'd R172D-59 1 1.00 1.5 53 0.50 20.6 0.68 6.7 
R69B-61b 1 1.00 0.50 21.3 0.68 7.1 
63-2 1 " 10.0 54 0.49 12.4 0.35 2.8 First 10 cm 2 cell 
76-IB-77-7 6 0.085 2.3 31 0.49 17.1 0.71 6.7 6.0 Dag carbon 
59-8B-63 7 0.08 45 0.50 13.5 0.68 5.0 4.6 Small grain size 
76-1A-77 1 1.00 2.3 31 0.49 17.5 0.68 5. 9 
76-2A-78 11.0O0 2.3 37 0.47 15.8 0.59 4.4 Dag carbon 
i I 	 I III I 
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Figure 34b. IV Characteristics of an SOC Solar Cell. 
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In these figures the inherent efficiency is also shown. The data points were measured 
on the x-y plotter, The data points were fit by the procedure described in Quarterly Re­
port No. 4 (published 12/28/76). With the fitting process a value of Rs the series resis­
tance is derived. For the diodes shown, the value of R5 was 1. 5 ohms both for the poly 
cells and for the single-crystal cell shown in Figure 35. 
The inherent efficiency curves are derived by setting R s = 0 and correcting for the re­
flectivity. As discussed in the section above on reflectivity measurements, a reflectance 
of 35 percent was assumed. The inherent efficiency values as discussed by Hovel 7 are 
a truer indication of the capabilities of the material than the actual efficiences which are 
sensistive to the fabrication procedure. 
Another way of indicating the quality of the material is to compare the efficiency of the 
SOC cells to those of single-crystal cells made by the same process. Such a comparison 
is shown in Figure 36 for lcm2 cells. Such a comparison obviously depends on which 
cells are compared. The average for the three best SOC lcm2 cells to date is 7, 1 per­
cent while the average for the three best single-crystal comparison cells is 8. 5 per­
cent. The comparison in Figure 36 represents these averages since it compares the 
second best of each type.


The first 10cm 2 active area SOC cell was fabricated during this report period on sub­
strate 63-21V17H. The results were quite encouraging. The V c was 0, 49 compared to 
0. 53 for single-crystal cells. The fill factor was quite poor probably due to the bulk 
resistance 	 of the base. The value of Jsc' obtained by extrapolating to negative voltages, 
2 s'2 
was 190ma, or 19ma/cm compared to 220 ma or 22 ma/cm for the single-crystal con­
trol cells. Thus the performance on this cell is comparable to that of smaller cells ex­
pect for the low fill factor which led to an uncoated deficiency of 2.8 percent. The ef­
ficiency in the diodes made from run 76 was not as high as some of the previous cells, 
Although these cells were made with the dag carbon, it is probably not the factor causing 
poor performance since diode 55-7F-66 also used the dag carbon and did not show poor 
performance.- The single-crystal comparison cells processed in parallel with these 
cells showed a poorer fill factor than normal. Thus some of the decrease in performance 
may be due to the relocation of the processing equipment and the change in personnel 
during the last quarter. However, the Jsc and Vco values of the single cells were ty­
pical, so that the reduced value of these parameters in the SOC diodes may reflect a 
possible contamination problem in the SOC material. 
In summary, we consider the above results to be highly significant for the following rea­
sons: 
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* 	 A number of small photodiodes made from the same substrates show 
nearly the same results. They have not beenjfully evaluated, however, 
and therefore were not included. 
-. 	 The--performance of-the -SOC cells isalmost as good as that of the single­
crystal comparison cells (Figure 35): the Voe and Jsc values were within 
9 percent of the single-crystal values. Thus some improvement might 
result from improved processing. In particular, we expect to change 
from using a P205 source to a phosphiene source during the next quarter. 
* 	 Substrates MR172 and 65-7F-66 which show more than 7 percent ef­
ficiency, were the seventh substrate dipped in the series. Thus they 
were grown from silicon exposed to impurities from the mullite. 
* 	 After correcting for relfectivity losses (assumed to be 35 percent) and


series resistance, the calculated inherent efficiency was greater than


12 percent, compared to 15 percent for the single crystal.


* 	 If one allows a reasonable value for series resistance, AR coating,


and electrode area, the efficiency of these cells would have been


about 10 percent.


The results for the 10cm 2 cell show the values of Jsc and V are not significantly de­
graded even though the area is changed by a factor of 200. On the other hand the series 
resistance problem with the interdigital electrodes is serious. 
We are therefore very encouraged by these results and believe that they demonstrate that 
the SOC process can produce solar cell quality material. Of course, other significant 
hurdles remain: production of high-quality material at fast growth rates and demonstration 
of a suitable base contact method. Our work on device modeling and cell design is a 
key to the series resistance problem, and permits us to evaluate the "potentialof pro­
posed solutions. 
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PARASITIC RESISTANCE ANALYSIS (S. B. Schuldt) 
Introduction 
This subsection deals primarily with the resistive losses which are inherent in the SOC 
approach to low-cost solar cell arrays. Some oftthese losses are unique to the SOC 
concept with its unusual method of electrically terminating the base layer. Full device 
optimization is not attempted here. A possible approach to optimization could be along 
the lines of a recent paper by Crook and Yeargan, 8 but using the more detailed series 
resistance model presented here. Although short-circuit current, open-circuit voltage 
and fill factor remain to be optimally determined, 9 tfhese are assigned arbitrary fixed 
values in the calculations in this report. 
The basic electrical structure of the SOC concept is illustrated in cross-section in 
Figure 37. For definiteness, an N+ on P structure is assumed, giving the cell polarity 
shown in the figure. The illuminated front surface is provided with regularly spaced 
striped electrodes which are modeled as a top metallic layer contacting the N+ diffused 
layer through an intermediate metal-semiconductor interface. The interface is 
characterized by a specific contact resistivity p ' C ohm cm 2 . Photogenerated minority 
carriers which diffuse to, and traverse the junction, are responsible for the photo­
current. This enters the structure through the interconnected (negative) front contacts, 
spreads through the diffused layer, crosses the junction, and converges through the 
base layer to the (positive) back contacts. A carbonized layer on the ceramic substrate 
may provide part of the current path on the back side of the junction. The back contacts 
are at the ends of fins of base silicon material projecting through slots in the ceramic 
substrate, and therefore differ significantly from the front contacts. Moreover, the 
spacings of the two sets of contacts are not necessarily the same. It is presumed 
throughout the report that the back-contact spacing b may exceed the front-contact 
spacing b' but that the ratio b/b' is an integer' A unit of the periodic structure will 
be taken as the b x w rectangular area bounded by the lines centered on adjacent back 
electrodes, and having arbitrary width w perpendicular to the plane of Figure 37. 
Current flow is assumed everywhere parallel to the plane of Figure 37. This amounts 
to ignoring the collecting effect of the contact bars which connect the stripes 'together. 10 
Parasitic resistances occur at contact interfaces and in the front and back (diffused and 
base) layers. These not only reduce the maximum power available to the load, but shift 
the maximum power point toward both lower voltage and lower current density. This 
may be illustrated qualitatively by means of Figure 38. The upper curve gives the hypo­
thetical ideal illuminated cell characteristic (no parasitic losses). In this case the load 
yoltage is the same as the voltage VD across the junction, here assumed to be uniform. 
Maximum power density (product VDJ) is labelled W0o*. The lower curve represents a 
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Figure 37. One Unit of the Periodic Structure of a SOC Solar Cell. 
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Figure 38. 	 Determination of Optimum Solar 
Cell Operating Point According 
to Lumped Model for Parasitic 
Resistances. 
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particular nonideal characteristic due to a specific parasitic resistance R . The avail­
able load voltage differs from VD by the series IR drop; i.e., VA = V D - J bwRP. 
Maximum power density on this curve is labelled W 
The foregoing illustration makes use of two assumptions: that the internal resistances 
can be lumped and that V D and J are constant along the junction. These assumptions 
cannot be strictly true due to the obviously distributed nature of the device. The 
parasitic IR effect varies from a maximum at the middle of a unit to near zero at the 
ends so that VD is not exactly constant. Moreover the bulk and contact components 
of the resistance are not strictly separable because of so-called current crowding in 
the semiconductor layers near the contacts. Fortunately, if certain reasonable auxiliary 
conditions are satisfied, the assumptions are justified to a good approximation. Spec­
ifically, the dissipated power should be relatively small, and the contact spacings 
b and b' should be large compared to the diffused layer thickness and base layer 
thickness, respectively, and the metallized areas should be small fractions of the 
total area. 
The following subsections develop an approximate lumped resistance model and discuss 
some of its implications with respect to cell performance. The appendices offer a more 
exact analysis of the distributed system as a logical basis for the approximations. 
The Solar Cell Junction Parameters 
The illuminated solar cell characteristic (Figure 38) is assumed to follow the single­
exponential model 
-J AVD()J o- l(e V -1i)(i1 
.locally at any given point in the junction plane- J0 is the illuminated short-circuit 
current density and J the reverse saturation current density. The parameter A has 
an ideal theoretical maximum of q/kT - 38.7 volt - 1 but in silicon solar cells is always 
considerably smaller. Jo I" and A are strongly dependent on the material and junction 
fabrication technology. The choice of numerical values is therefore somewhat arbitrary 
and subject to speculation. This should be borne in mind when interpreting the calcu­
lated results included in this report. The output may depend critically on the parameters. 
The present choice is based on a short-circuit density =0. 03a/cm2 , open-circuit volt­
age =0. 55V, and A = 30. This value of Jo corresponds to AMI sunlight and is not cor.­
rected for reflection losses. J is then found to be 
AV 
­
- 9 .Jl = J /(e AV-1) = 2. 05 x 10 a/cm2 
-The depletion layer width may not be negligible. However the word "plane" here implies 
that current passes through the depletion layer perpendicular to its boundaries and with 
negligible ohmic effects. 
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These parameters yield a power density maximum = 12. 9 mw/cm and fill factor = 78


percent.


power Dissipation 
The ideal performance figures are degraded in practice by series and shunt parasitic 
resistances and by front electrode masking. The shunt component is not included here 
since its causes 12 are related more to diode fabrication than to device geometry con­
siderations and should therefore respond to improved processing techniques. Electrode 
masking is omitted also; if the masked area is not too great, a multiplicative masking 
'factor on J should serve this purpose within the accuracy of the model. 
Dissipation occurs serially through front contact interfaces (Rc '), front silicon layer 
(RL') back silicon and carbon layers (lRL) and back fins and contact interfaces (Rd.


The lumped equivalent circuit for a single-cell unit is shown in Figure.39, and total


parasitic resistance is Rp =RPc' + ±L+ RL + Rc ­
0 
IwbJ1 (e D1) 4wbJ0 	 VD 
RL 
RC 
VA 
Figure 39. 	 Lumped Components of 
Parasitic Resistance of 
a Cell Unit. 
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The operating characteristic J versus VA for a given Rp (lower curve of Figure 38) 
may be expressed parametrically in terms of the junction voltage VD as 
J = Jo - Jl (eD-) 	 (2) 
VA = VD - bwJR P , 0 VD Voc. 	 (3) 
The desired operating point is obtained by maximizing the product JVA with respect to 
VD ' This gives the following condition on VD' which is easily solved numerically: 
AV	D
 A D
 
Jo - J1Ie -fl] (1 + 2bwJIRpA - AVDJ1e A 0 	 (4) 
The power density decreases as the cell width b increases for two reasons. First, 
for a fixed R the cell current increases with b causing the IRp drop to increase. 
Second, Rp itself increases with b. The first effect is demonstrated in Figure 40, 
where maximum available power density is plotted as a fraction of the ideal 12. 9 mw/cm2 
2 (Rp = 0). From this plot it can be seen that bwRp must be restricted to 0. 83 ohm cm 
or less-to keep the relative efficiency from falling below 95 percent. More specific 
inferences may be drawn from this arbitrary criterion after the components of Rp 
have been quantitatively identified. 
1.00 
0.98 
0.96 ­
0.94 
4: 
0.92I 
0.90 	 I 
0.88 
0 0.4 0.828 1.2 1.6 2.0 2.4 
bwRe 
Figure 40. 	 Maximum Available Power Density 
(Relative) as a Function of Cell 
Area Times R . 
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-Components of Parasitic Resistance 
Front Contact Resistance -- As noted earlier, the unit cell width b is a multiple of the 
front contact spacing b', so that the front area contains b/b' (see Figure 41) subunits 
per-cell unit. From the symmetry of a subunit, assuming uniform J, it is obvious that 
the cell current bwJ is shared equally by 2b/b' half-contacts each with area equal to 
d'w/2. According to the extended transmission line model (ETLM) 13, 6, the series 
to one of these strips is approximatelyresistance due 
(h'/w) ' R3' + 02coth[(d'/2h')/ 'Yll +0.21 
' 	 (5)

T' = Pc'/[(h') 2 R1 
+ layer and pc' isthe specificwhere 1Y1 isthe 9heet resistance (ohms/i) of the N
 
contact interface. Since the 2b/b half-contacts
contact resistivity (ohm cm 2 ) of the 
are in electrical parallel, the net front contact resistance for the cell unit is 
R = (b'/2b)(h'/w) 10 2 coth f(d'/2h')/n'7.F21. (6) e


I 	 I 
_ 
_I 	 h' RI _ 
J J 
Figure 41. 	 Front Subcenl Geometry for the Case 
b/b' = 2 (Distorted Scale). 
A more exact result is obtained by solving the two-dimensional Laplace equation 
Contact resistance may be calculatedrepresenting semiconductor layer and contacts. 
from the potential function (see Appendix A). 
-- the subunit of area wb' is modelled here as a sheetFront Silicon Layer Resistance 
throughwith current Jwb '/2 entering at each edge and exiting with uniform density J 
 
The exact current path with finite sheet thickness is found in
the surface 	 (junction). 
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Appendix A. If positive -current is from left to right and x is the coordinate measured from 
from edge to edge (0 x b'), the sheet current in the present approximation is 
I(x) = wJ (b'/2-x), (7) 
and the voltage relative to the edges, not including the voltage drop in the contacts, is 
V(x) =- ,ox I (z)dz = - J-j'(b'x-x2)/2. (8) 
The minus sign is required because positive current flows away from the edges. The 
power dissipated in the subunit is 
2p' = IblwJV(x) I dx =j b1wb' 3 /12. (9) 
The front layer resistance is power (for the whole bxw unit) divided by the square of 
the current: 
RL = (b/b')P'/(wbj) 2= I bw ' 2%.(0 
Back Layer Resistance-- Because of the direction of current from the junction toward 
the back contacts, the voltage in the back layer increases toward the center of the unit. 
By a one-dimensional model analogous to the one in the subsection on Front Silicon 
Layer Resistance, the back surface voltage relative to the silicon side of the back 
contacts is 
VW = Jlb(bx-x2)/2. (11) 
Dissipated power is 
2J%wb 3 /2(12) 
and back layer resistance is 
RL (- - (13) 
The effective sheet resistance % may be lower than the p-silicon layer sheet resis­
tance %B because of the finite conductance through the vitreous carbon layer on the 
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ceramic. The effective sheet resistance for Equation (13) is given by the following 
formula, derived in Appendix C: 
1b t% I b + )[l + coth P-1 .B 
(14) 
3 =[b (%B + Ik-V)/4PBV] 1/2. 
As seen in Figure -42, R,, approaches %OB as the dimensionless parameter -. 0, and it 
approaches ROB ROV/(ROB + RCV) as -. -. Hence, for large b or small PBV' the p­
silicon and carbon layers are effectively in parallel. 
RB
'BRnEFF 
1 x R BR V/(RDB+ Ry) 
, I I , I , I , , 
0.01 0.1 1 10 100 1000 
BETA 
Figure 42. Effective Sheet Resistance vs. Beta from Eq. (14). 
Back Contact Resistance -- The back contacts are the entire structures below the back 
surface plane of the p-layer, and include the fins of silicon projecting through the slot­
ted ceramic, as well as the metal-silicon interfaces. Analysis by conformal mapping 
(Appendix D) gives the resistance including terms to correct for the curved current 
paths near the -top corners of the fins. These terms are normally quite small, and 
to a good approximation the current density is uniform in the fins over the whole 
length t. Then the back contact resistance is simply 
t h 15(15)(4--. RcR~ = -) ~ B + p I/wd . 
where the dimensions are shown in Figure 43. If the vitreous carbon layer extends 
along the slots in the ceramic, then an effective sheet resistance may be used in 
76 RIG prGE IS­
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place of %B: 
I + (IBI V) tanh (//3] (16)= B1v/('B + % V ) 1
[t2 (%B + IV)/4PBv] 1/2


Equation (16) was derived on the assumption that the carbon layer current falls to zero 
at both top and botton of the fin. 
h
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d 
b 
Figure 43. Back Cell Geometry. 
Calculation of bwRp 
Under Power Dissipation it was observed that dissipative losses are closely related to 
the product bwR P. For the simple junction model and its parameters given earlier in 
the Solar Cell Junction Parameter subsection, bwRp should not be allowed to exceed 
0. 83 ohm cm 2 if 95 percent relative efficiency is to be maintained. A short computer 
program was written to calculate bwRlp and its components bwRc', bWRL' bwRL and
, 
bwRc. Several parameters in the program and their nominal values are as listed below: 
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b/b' = 1 
2P-c ' = 10- 5ohm cm [Ref. 61 
= 1. 5 x 10 3ohm cmPB 
 
117" = _ i- 5 cm 
d' =O.03 cm 
P1 = 0.3, 1.0, 3.0ohmcm 
Pc/PB = 5 x 10-4cm CRef. 61 
h = 0. 0125cm 
d = 0.03 cm 
t =0.3 cm 
It, should be noted that the calculations do not depend on w because the w in the product 
bw cancels the 1/w factor in each component of Rp.P The printout (Figure 44) shows 
the results depending on the base electrode spacing b, for three different base resis­
tivities. The back layer resistance-lowering effect of vitreous carbon was not included. 
These tabulations show clearly that a critical problem exists with respect to the back 
structure resistances, particularly in the cases p, = I and p. = 3. A drastic reduction 
of back layer and electrode resistances, by vitreous carbon shunting or some other 
means, is necessary if electrode spacing is to be maintained at a few millimeters. 
ECONOMIC ANALYSIS (S. Schuldt, R.Winter) 
An attempt has been made to model the econo ics of a large-scale facility for coating 
ceramic panels with silicon. Following the lead of other companies in the program who 
have already contributed economic analyses, we chose to set up an economic structure 
which identifies major categories and subgroupings of cost factors. To each of these 
factors is assigned, either directly or indirectly, a numerical value which contributes 
insome way to the price which the customer will pay for the product. Up to this point, 
the primary emphasis has been placed on completeness of structure rather than accur­
ate assessment of numerical values. To this end, the economic model is formulated 
as a computer subroutine with some of the required numbers supplied from the main 
program as independent variables. 
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W= I.O000E 00 
BRATIO= 1.0000E 00 
RHOCP= I.O000E-05 
RHOBP= 1.5000E-03 
DP= 3.0000E-02 
HP= 3.0000E-05 
T= 3.0000E-OI 
D= 3.0000E-02 
H= 1.2500E-02 
RHOB 
B (CM) 
0.1 
0.30 
FRNT CNCT 
1.119E-03 
FRNT LAYR 
4.167E-02 
BACK LAYR 
2.000E-02 
BACK CNCT 
3.005E-01 
TOT BWR 
3.633E-01 
0.2 
0.3 
0.4 
0.5 
0.6 
0.7 
0.8 
0.9 
1.0 
2.237E-03 
3.356E-03 
4.474E-03 
5.593E-03 
6.711E-03 
7.830E-03 
8.948E-03 
1.007E-02 
1.119E-02 
I.667E-01 
3.750E-01 
6.667E-01 
1.042E 00 
1.500E 00 
2.042E 00 
2.667E O0 
3.375E 00 
4.167E 00 
8.000E-02 
1.800E-01 
3.200E-01 
5.000E-01 
7.200E-01 
9.800E-01 
1.280E 00 
1.620E 00 
2.000E 00 
6.010E-OI 
9.015E-01 
1.202E D0 
1.502E D0 
1.803E 00 
2.103E 00 
2.404E 00 
2.704E 00 
3.005E 00 
8.499E-01 
1.460E 00 
2.193E 00 
3.050E 00 
4.030E 00 
5.133E 00 
6.360E 00 
7.710E 00 
9.183E 00 
RIIOB= 1.00 
B (CM) 
0.1 
0.2 
0.3 
0.4 
0.5 
0.6 
0.7 
0.8 
0.9 
1.0 
FRNT CNCT 
1.119E-03 
2.237E-03 
3.356E-03 
4.474E-03 
5.593E-03 
6.711E-03 
7.830E-03 
8.948E-03 
1.007E-02 
I.119E-02 
FRNT LAYR 
4.167E-02 
1.667E-01 
3.750E-01 
6.667E-01 
1.042E 00 
1.500E 00 
2.042E 00 
2.667E 00 
3.375E 00 
4.167E 00 
BACK LAYR 
6.667E-02 
2.667E-01 
6.OOE-01 
1.0672 00 
1.667E 00 
2.400E 00 
3.267E 00 
4.267E 00 
5.400E 00 
6.667E 00 
BACK CNCT 
1.002E 00 
2.003E 00 
3.005E 00 
4.007E 00 
5.008E 00 
6.010E 00 
7.012E 00 
8.013E 00 
9.015E 00 
1.002E 0I 
TOT BWR 
I.111E 00 
2.439E 00 
3.983E 00 
5.744E 00 
7.722E 00 
9.917E d0 
1.233E 01 
1.496E 0I 
1.780E 0I 
2.086E 0I 
RHOB= 3.00 
B (CM) 
0.1 
0.2 
0.3 
FRNT CNCT 
1.119E-03 
2.237E-03 
3.356E-03 
FRNT LAYR 
,4.167E-02 
"1.667E-01 
3.75OE-01 
BACK LAYR 
2.000E-OI 
8.000-O 
1.800E 00 
BACK CNCT 
3.005E 00 
6.010E 00 
9.015E 00 
TOT BWR 
3.248E 00 
6.979E 00 
1.119E 01 
0.4 
0.5 
0.6 
0.7 
0.8 
0.9 
4.474E-03 
5.593E-03 
6.711E-03 
7.830E-03 
8.948E-03 
1.007E-02 
6.667E-01 
1.042E 00 
1.500E 00 
2.042E 00, 
2.667E 00 
3.375E 00 
3.200E 00 
5.000E 00 
7.200E 00 
9.800E 00 
1.280E 01 
1.620E 01 
1.202E 01 
1.502E 01 
1.803E 01 
2.104E 01 
2.404E 01 
2.704E 01 
1.589E 0I 
2.107E 01 
2.674E 01 
3.288E 01 
3.952E 01 
4.663E 01 
1.0 1.119F-02 4.167E 00 2.000E 0I 3.005E 01 5.423E 01 
Figure 44. 	 bwRp Product as a Function of b for Three Diffeent Base Si 
Resistivities. 
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A partial cost breakdown, through the first two levels of the hierarchy, is as follows: 
* Capital installation, including amortization and debt interest­
- Building


- Production equipment


- Plant equipment


* Materials and electric power­
- Ceramic substrate


- Polysilicon


- Carbon


- Argon


- Power


* Direct labor­
- Production


- Engineering


* Burden­
- Indirect labor and salaries


- Supplies


- Services


- Department management and production planning


- Allocation based on'headcount, wages, and salaries


- Other allocations


* General and administrative 
* Profit 
The primary output of the model is price per square meter of silicon-coated ceramic-
Parameters of the model are in three categories: independent variables, soft constants, 
and bard constants. 
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The independent variables, already'mentioned as being passed to the model from the 
main program, are so designated mainly for the purpose of doing sensitivity studies 
These quantities are both critical and difficult to assign fixed number to. Having chosen 
tentative values, it is instructive, therefore, to calculate the incremental effects due to 
each of them upon the total cost. Independent variables include unit costs as those of 
silicon, ceramic substrate, and ceramic coating machines. Other independent variables, 
such as the linear coating (pulling) rate, ceramic thickness, and (Si) coating thickness 
have important indirect effects on costs. For example, the pulling rate determines 
the number of coating machines required to produce a given annual quota, and therefore 
affects both labor and capital costs. 
The soft constants are handled as data internal to the subroutine but may be charged as 
warranted by updated information. These include process yield factor, plant efficiency, 
thermal loss factor, argon loss factor, labor and burden rates, certain capital costs, 
and interest rate. 
The hard constants are the physical densities, specific heats, and Si heat of fusion. 
An early iteration based on best available parameter estimates yielded a price of$ 12.21 
per square meter, including profit. In this determination, the major cost items were 
poly Si ($2.91 per square meter), labor and burden ($2.50 per square meter), and the 
ceramic substrate ($ 2. 50 per square meter). A pulling rate of 1 cm/sec was assumed. 
The added value, excluding poly Si cost, is $ 9.29 per square meter. The burden rates 
taken for this calculation represent a somewhat different production situation and are 
not necessarily realistic for the silicon coating operation. The details of the estimate 
are presented in the accompanying computer printout (Figure 45). All amounts are in 
terms of 1977 dollars. 
Iterations of the model under varying input conditions show that the pulling rate becomes 
a cost-critical factor below 0.2 cm/sec. At 0.1 cm/sec the price is $25. 37/m 2 (1977 
dollars). The price decreases rapidly as the pulling rate increases, reaching $17. 80/m 
at 0. 2 cm/sec At higher pulling rates, the price begins to level off. (see Figure 46). 
Since the model was developed prior to receiving the Solar Cell Manufacturing Industry 
Costing Standards (SAMICS) Workbook, the methods and assumptions for the allocation 
of expenses do not totally conform with SAMICS standards. The procedures used, how­
ever, were identical to those -used by Honeywell costing experts for comparably-sized 
factory operations. The basic ground rules for the model are outlined next. 
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JUNE 14, 1971


HONEYfWELL CORPORATE RESEARCH CENTER COST ANALYSIS FOP COATING 
SILICON ON CERAMIC. LATESr REVISION APRIL 7, 1977.' 
IRIS ANALYSIS ASSUMES AN ANNUAL PRODUCTION OF 5.0 MILLION 
SQUARE METERS OF SI-COATED CE14AMIC AND IS BASED ON THE 
I-ULLOINLNG INPUT DATA: 
OCrUPLE COATING UNITS 100000. $ EACH 
POLY SI 10.00 $/KGM 
CERAMIC 2.00 S/SO M 
AR ON 4.00 $/110 CO FT 
PULLING RATE I.00 CM/SEC 
SHEET iiIDTH 30.00 CM


SI £HICKNESS 100. MICRONS


SUbSTRArE THIJKNESS 0.50 CM


ELECTtIC RATE 4.00 CENTS/KWH


NUMbER OF COATINJ UNITS REQUIRED IS 9 
uOST bREAKDOWN IN DOLLARSYSO M: 
CAPI lAL INSTALLATION 
oUILDING 0.011


PRODUCfION EQUIPMENT 0.066 
PLANf EQUIPMENT 0.004


0.081


DIREC LABOR


PRODUCTION 1.106


PRODUCTION. ENGINEERING 0.028


INSPECTION 0.025


1.160 
BURDEN OVERHEAD 1.433 
DIRECT MAtERIALS


SILICON 2.912


CERAMIC - 2.500


CAR ON 0.264


ARGON 0.392


6.069 
ELECTRIC POkER 0.253 
FACTORY COST (SUBFOTAL) 8.995 
GEO. & ADM. 1.619 
"IoAL COSt 10.614 
PROFIT 1.592 
PRICE 12.206


AUDED VALUE 9.294


FIUURES LISTED BELOW GIVE IRE PERCENT INCREASE (DECREASF)


IN PRICE AND ADDED VALUE, vIHICH hOULD bE THE RESULT OF 
IRCREASINu EACH OF THE INPUT VALUES 1% WHILE MAINTAINING 
ALL riHE OIHER VALUES FIXED. FIRST COLUMN GIVES THE % 
CHANGE IN PRICE AND SECOND COLUMN GIVES THE % CHANGF IN 
AUnUED VALUE. 
OEfUPLE COArING UNIT PRICE 0.003 0.004


POLY SI PRICE 0.324 0.112


CERAMIC PRICE 0.278 0.365


A ON PRICE 0.044 0.057


PULLING RATE -0.110 -0.145


SHEET 11DIH -0.065 -0.086


SILICON THICKNESS 0.325 0.113


SUbSTRATE rHI CKNESS 0.026 0.034


ELECTRIC RATE 0.028 0.037


Figure 45. EconomicAnalysis for Growth Hate of 1. 0 crn/sec. 
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Figure 46. Price Versus Growth Velocity. 
Because many costs do not scale exactly with the factory size as measured by the num­
ber of production units, a separate detailed cost analysis was performed by Honeywell 
experts for two factories representing supposed opposite ends of the spectrum. In each 
case, the total annual production was assumed to be five million square meters per 
year, but the linear pulling rates were respectively 1. 0 and 0. 1 cm/sec, representing 
the most optimistic and most pessimistic conditions. Production units required to 
meet the annual quota were respectively nine and 92. Detailed estimates of direct and 
indirect labor were itemized for each factory, as well as burden allocations, materials, 
and capital expenditures. 
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Since the economic model is supposed to be valid for any pulling rate between these 
extremes, a linear interpretation in terms of production units is employed. For ex­
ample, let A be the required factory floor area assuming a pulling rate of 1. 0 cm/sec 
(9 machines), and A. the area required -for-0: 1-cm-/sec-(92 machines). The area com­
putation for an intermediate speed r, 0. 1 r 1. 0, proceeds as follows: 
Number of machines M = 9,2/r 
AreaA = A* + 9(A A 
o 92-9 1l 0 ) 
The second computer printout (Figure 47) represents the slow pulling rate, with the 
other parameters unchanged. A comparison of the two printouts summarizes the cost 
analysis for the two extreme cases, where the figures have been reduced to dollars 
per square meter. 
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JUNE 14, 1971


HONEYYIELL CORPORATE RESEARCH CENTER COST ANALYSIS FOR COATING 
SiLI-uON ON CEHAMIC. LATEST REVISION APRIL 7, 1971.


rHIS ANALYSIS ASSUMES AN ANNUAL PRODUCTION OF 5.0 MILLION


SUUARE METERS OF SI-COATED CERAMIC AND IS BASED ON THF 
PULLOnINu INPUT DATA: 
OCfIUPLE COA1h, UNITS , 100000. $ EACH 
POLY 51 
CERAMIC 
10.00 S/KGM 
2.00 S/SO M 
ARGON 
PULLINu RATE 
4.00 S/l(O C11FT 
0.10 CM/SEC 
SHEET vIDTH 30.00 CM 
SI LHICKNESS 100. MICRONS 
SUbSTRAfE fHICKNlESS 0.50 CM 
FLECTPIIC RATE 4.00 CENTS/KWH 
NUduER OF COAfIN, UNITS REQUIRED IS 92 
COST bREAKIX).d IN DOLLARS/SO Mt


CAPITAL INSTALLATION 
oUILDINu 0.066


PRODUCTION EQUIPMENT 0.350


PLAN'I EQUIPMENT 0.034 
0.451


DIRECf LAoOR 
PRODUCTION 3.042

PRODUCfION ENGINEERING 0.061 
INSPECTION 0.053 
3.155

BURDEN OVERHEAD 5.138 
DIRECT MATERIALS


SILICON 2.912


CERAMIC 2.500


CARBON 0.264 
ARGON 3.924 
9.600 
ELECTHIC POaER 0.353


FACTOtRY COST (SUBTOTAL) 18.698


GEN. & ADM. 3.366


TOTAL COST 22.063


PROFITl 3.309


PIICE 25.373


ADDED VALUE 22.460


fI-uUiES LISTED BELOW DIVE THE PERCENT INCREASE (DECREASE)


IN PuICE AND ADDED VALUE, ,iHICH WOULD dE THE RESULT OF 
INCREASING EACH OF TIIE INPUT VALUES 1% W-ILE MAINTAINING 
ALL THE OTHER VALUES FIXED. FIRST COLUMN GIVES THE %


CHANUE IN PRICE AND SECOND COLUMN GIVES THE % CHANGE IN 
ADDED VALUE. 
OCTUPLE COATING UNIT PRICE 0.015 0.017


POLY SI PRICE 0.156 0.046


CERAMIC PRICE 0.134 0..15I


ARbON PRICE 0.210 0.237


PULLING RATE -0.623 -0.704


SHEET MIDTH -0.401 -0.460


SILICON THICKNESS 0.156 0.047


SUBSTRAIE THICKNESS 0.012 0.014


ELECTRIC RATE 0.019 0.021


Figure 47. Economic Analysis for Growth Rate of 0. 1 cm/sec. 
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PROCESSING EFFORTS 
The following- processing efforts were petformed during this reporting period: 
* 	 Two types of processes were investigated for fabricating


10 cm x 100 cm mullite substrates.


* 	 A process was developed for making narrow slots in the sibstrate 
prior to firing the substrate. 
* 	 A process was tried for producing ceramic substrates with an inherent 
carbon coating by firing the ceramic in an inert atmosphere. 
* 	 A process was tried for producing ceramic substrates with a carbon 
coating by embedding graphite particles in the surface of the mullite 
clay and firing in an inert atmosphere. 
* 	 A process was tried for producing ceramic substrates with a carbon 
coating by mixing graphite particles throughout the mullite clay and 
firing in an inert atmosphere. 
* 	 A process was tried for producing ceramic substrates with a silicon 
carbide coating by embedding silicon carbide particles in the surface 
of the clay and firing in an inert atmosphere. 
o 	 A process was tried for producing ceramic substrates with a carbon 
coating by mixing silicon carlkde throughout the mullite clay and fir­
ing in an inert atmosphere. 
* 	 A process for carbonization of the ceramic by using colloidal carbon 
suspensions (Dag) is being implemented. Such coatings can'be applied 
using an airbrush. 
* 	 Dag-borosilicate graphite coatings on the substrate were also tried to 
investigate whether or not the carbon layer would enhance the electrical 
contact between the silicon and graphite coating by boron doping the 
silicon carbide (SiC) at the Si-SiC interface, 
* 	 A process was investigated for applying carbon coatings to the substrate 
by plasma decomposition of propane gas in an R. Y. sputtering apparatus, 
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* The gas used for the silicon coating environment has been changed from 
Ar to He or a He + 10%H 2 mixture. 
* 	 A process for seeding the grain growth of the silicon coating is being 
developed by attaching single-crystal seeds to the ceramic substrate. 
o 	 A process for applying the silicon m various patterns as determined


by the carbon coating is being investigated,


" 	 A gas jet has been installed inside the coating chamber of the dip coater 
to increase the temperature gradient above the melt and increase growth 
rates, 
" 	 A coating facility was designed and constructed for the purpose of silicon 
coating 10-cm x 100-cm substrates in a continuous manner. 
" 	 A process was developed for fabricating 1-cm2 and 10-cm 2 area solar 
cells plus various small-diode configurations for material evaluation 
purposes.


o 	 A process was developed for applying sputtered PtS- contacts to solar 
cells. 
* 	 Liquid spin on, spray and dip coating diffusion sources were tried with 
varying degrees of success. 
* 	 A solar cell checker was constructed where by using a ramp generator 
an I-V characteristic is automatically swept out and the signals applied 
to an X-Y recorder. 
* 	 Electron beam-induced current (EBIC) and a light beam-induced current 
(LBIC) scanning processes were developed for measuring the base region 
minority carrier diffusion length and for evaluating crystalline imper­
fections in the silicon coatings. 
PROJECTION OF FUTURE ACTIVITIES 
Work will continue in characterization of substrates with respect to the distribution 
of impurities between the glassy and crystalline phases, and measurement of mechan­
ical properties. The coating properties will be investigated as a function of substrate 
thickness. 
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The adhesion of the silicon coating to the substrate will be measured as a function of 
carbon coating type and such substrate properties as porosity and glass content. The 
residual stress state in the silicon coating as a function of dipping parameters will also 
be measured. 
Work will also continue on the development of large-area (100-cm X 10-cm) substrates 
and a superior method will be developed for adding uniform slots to the mullite substrate 
prior to firing it. 
During the next six months one primary concern will be to increase the silicon coating 
growth rate without sacrificing its quality. This will be done by further experimentation 
involving changes in, and control of, the temperature gradient above the melt. Addit­
ionai types of cooling jets and heat sinks will be tried. 
Furthdr studies will be done on the seeding of the silicon coating to promote large-grain 
or single-crystal growth. 
Solidification studies of horizontal films of silicon will be conducted by contacting the 
surface of the melt with substrates held horizontally. These experiments should pro­
vide valuable information for the silicon coating by inverse meniscus (SCIM) technique. 
In parallel with this effort, the continuous-coating facility will be in operation also 
investigating growth parameters associated with the SCIM method. 
Slotted substrates will be coated to establish the feasibility of using this design to make 
back contact to the silicon, The potential of this concept will be evaluated theoretically 
as well as experimentally. 
The study of substrate carbon coatings will continue with the goal of defining a carbon 
coating method which will serve to enhance the sheet resistance of the base layer. It 
also must provide good wetting for the silicon coating and prevent dissolution of the 
melt. Among other things, doped colloidal carbon suspensions (Dag) will continue to 
be evaluated. Ultimately, in the interest of improved electrical base layer conduction, 
it would be desirable to develop a cost-effective coating technique which would permit 
a metallic film on the substrate beneath the carbon coating. Such a coating, however, 
must be insoluble and isolate the molten silicon from the metallic film. 
Phosphine will be used as a diffusion source rather than P205. In addition to the 1cm 
2 
and 10cm 2 evaluation solar cells, 2 x 2cm 2 cells will also be fabricated and antire­
flection (AR) coatings of SiO will be applied to the solar cells. 
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Crystalline imperfection studies will continue relating light beam scans of photodiodes 
to lifetime as determined by open-circuit voltage decay. 
Solar cell modeling will continue and include the effects of such parameters as back 
surface field and variations in L. on projected solar cell performance. 
A new solar cell geometry will be investigated using a stripe configuration and an 
integral optical collector, 
NEW TECHNOLOGY


A surprising result of our measurements of the silicon-vitreous carbon interface is that 
the electrical resistance between the two can be quite low if the contact time is suffic­
iently short. Since the vitreous carbon coatings can have quite low sheet resistance (2 to 
5 ohms/C), they could contribute significantly to the reduction of series resistance, 
Carbon is basically a low-cost material and could thus provide a cost-effective means of 
contacting the silicon. 
The uniformity of the contact is certainly a problem, even when the contact time is kept 
low. Further effort is needed to isolate the reasons for the variations and to minimize 
them. 
SUMMARY OF ANALYSIS AND CHARACTERIZATION DATA 
The analysis and characterization data is given above in detail in the appropriate section 
of the report, These analyses are summarized in the following brief statements: 
* The mullite-based refractory can be economically produced by firing naturally 
occurring clays and other minerals and it has good high-temperature properties 
and thermal shock resistance. 
a, 	 The major impurities in mullite which affect solar cell performance are Ti, V 
and Fe. When the substrate has limited contact with the silicon melt the effect 
of these impurities on cell performance is apparently not serious. 
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* 	 The experimental mullite substrates tried have a porosity which promotes


good adhesion of the silicon coating.


* 	 The strongest mullite samples examined were those containing lowest 
amounts of excess silica and those fired in a reducing atmosphere. 
* 	 Both strength and thermal expansion affect the thermal shock resistance, 
* 	 Acid leaching of the mullite lowers the surface impurity content, but also


weakens the substrate.


* 	 The thermal expansion of mullite exceeds that of silicon, hence the silicon 
coatings are in a state of compression. 
* 	 Initial efforts to increase the silicon coating growth rate by directing a 
gas jet on the substrate were only partially successful since the jet also 
caused the surface of the melt to solidify. 
• 	 The SOC coatings are predominately (3311 surfaces with a growth direction 
of <211>. This texture permits [1111 twin planes to occur perpendicular 
to the substrate and propagate as the grain grows. This texture is similar 
to that observed in EFG ribbon silicon, (5) 
* 	 Initial seeding experiments show promise. The seed-film junction is 
continuous, indicating that with a suitably oriented seed, large grain growth 
may be induced. 
* 	 It was observed that while the dislocation count from a silicon coating 
surface was as high as 9 x 106cm-2, that certain areas between twin 
boundaries are dislocation free. 
* 	 Tylan Corporation's "Vigre Graf" coated substrates produce higher-purity 
silicon coatings by inhibiting the dissolution of mullite in molten silicon. 
• 	 All substrate carbonizing methods tried, where the carbon was smooth and 
uniform with a suitable thickness and purity, promoted a good silicon 
coating on the substrate. 
* 	 To date chemical analyses techniques have not revealed any impurity 
segregation at grain boundaries. 
* 	 Electrical contact studies revealed that lack of low contact resistance to 
the base region of the initial solar cells fabricated was a reason for their 
poorer performance. 
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o 	 EBIC measurements reveal that reasonably good cell performance can 
be achieved in spite of poor crystalline structure. 
* 	 Short wavelength lght-beam scans across a diode give a uniform response 
whereas long wavelengths, because of their absorption depth, show non­
uniform response due to variations in the diffusion length that occurs, 
especially m the vicinity of gram boundaries. 
o A phosphorus gettering process has yielded improved efficiency in an 
SOC solar cell, but due to the statistical spread in the results, it is not 
clear that it was a factor m the diode performance. 
* 	 The proposed concept of using slotted substrates to contact the cell's 
base region leads to an appreciable series resistance unless the slots 
are made electrically conductive and the base region has high conduc­
tivity. 
PROGRAM STATUS UPDATE 
Updated versions of the Program Plan, Program Labor Summary, and Program Cost 
Summary are presented in Figures 48, 49, and 50. 
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1977 78 
TASKS/MILESTONES 
F M A N J J A S 0 N D J 
A. 	 S. FILM GROWTH MECHANISM 
1 	 FACILITY IMPROVEMENT AND


SEEDING FEASIBILITY


2 	 COMPLETE ANGLE DIPPING


EXPERIMENTATIONI II " /
I3 	 DETERMINE EFFECT OF SUBSTRATE 
ON GROWTH MORPHOLOGY 	 - ' 
4. 	 STRUCTURAL AND TEXTURE ANALYSIS


OF SOC


5. 	 PROVIDE JPLWITH SOC 	 1 
(MIN. 200 CM2 MO' 
E. 	 MATERIAL EVALUATION AND DIODE 
FABRICATION 
1. 	 DEVELOP EBIC AND SPV TECHNIQUES


AND EVALUATE IMMA


2 	 EVALUATE EFFECTS OF IMPURITIES AND I 
STRUCTURE ON LD AND SOC CELL PERFORMANCE I -. 
3 	 FABRICATE AND EVALUATE SOC


SOLAR CELLS (MIN 1O/MO)


4. 	 OPTIMIZE JUNCTION AND CONTACT


FABRICATION PROCEDURES


I
5 	 EVALUATE GETTERING AND BSF FOR 
CELL IMPROVEMENT 	 1 1 
h1 r c6. 	 FABRICATE CELLS WITH 10 CM2 
 
ACTIVE AREA (MIN 25)


C. 	 SUBSTRATE CHARACTERIZATION AND CARBONIZATION 
1 	 PROCURE VARIOUS COMPOSITIONS AND 
LARGE-AREA SUBSTRATES II_ 
2. 	 PHYSICAL CHARACTERIZATION OF SUBSTRATES 	 _MICROSTRUCTURE, ETC 	 ! f 
3. 	 MEASURE THERMAL SHOCK RESISTANCE AND I 	 IL '1_ 
FRACTURE TOUGHNESS 	 -_ 
4. 	 EVALUATE PURCHASED VITREOUS


GRAPHITE COATINGS


5. 	 INVESTIGATE VARIOUS GRAPHITE


COATING TECHNIQUES
 

6 	 DEFINE OPTIMAL SUBSTRATE AND


COATING METHOD
 

D 	 CONTINUOUS COATING FACILITY 
1 	 COMPLETE FINAL DESIGN 
2. 	 COMPLETE CONSTRUCTION, WRITE OPERATIONS


MANUAL AND REVIEW WITH JPL ­

3 	 CHARACTERIZE GROWTH PARAMETERS 
E 	 ECONOMIC ANALYSIS 
1. 	 DEVELOP ECONOMIC MODEL OF FILM PROCESS 
2 	 EXERCISE MODEL 	 -
A 	 PLANNED GOALS 
NOTE: 	 IN ADDITION TO THE ABOVE PROGRAM PLAN, THE HONEYWELL CORPORATE 
RESEARCH CENTER WILL PROVIDE THE REQUIRED DOCUMENTATION, 
ATTEND THE REQUIRED MEETINGSAND DELIVER THE REQUIRED SAMPLES A ACCOMPLISHED GOALS 
AS PER CONTRACT AGREEMENT. 
Figure 48. Updated program plan 
0ORIGII,,L PAGE IS 
OF pOOP QUAIM, 
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Figure 49. Updated program labor summary 
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200 
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Figure 50. Updated program cost summary 
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APPENDIX A 
HARMONIC ANALYSIS OF FRONT STRUCTURE (S. B. Schuldt) 
The purpose of this analysis is to justify the approximations for the planar contact resist­
ances. The approach will be to derive the electric potential distribution in the volume 
bounded by the front surface (y = 0), the junction (y = -h), and electrode centers (x = 
0 and x b) as shown in 	Figure Al, The primes are omitted to simplify notation. 
'I 	 I 
X0I 	 J y-h 
x=0 

Figure Al. 	 Portion of Diffused Region. 
(Primes omitted.) 
From the potential distribution, the series resistance is readily obtained. 
A uniform current density J is assumed across the junction, Appendix B considers non­
uniform J resulting from large IR drops in the diffused layer. The metal electrode sur­
faces are assumed to be at ground potential, but there is a potential drop across the 
metal-semiconductor interface due to the finite specific contact resistivity Pc-
The potential distribution satisfies the two-dimensional Laplace equation 
6V = 2-v + -v 0, (Al) 
by2
bX2 

subject to 
6V/6y (x, -h) = -PBJ 	 (A2)
/ 
bV/ax (0, y) 6V/6x (b/2, y) = 6V/6x (b, y) = 0 	 (A3) 
Ai 
ORIGINAL PAGE IS 
OF POOR QUALITZ 
- V(x, 0) 0 9x <d/2 and b - d/2 < x b (A4a) 
(x, 0) = P
-raV/ay 
0 d/2<x<b-d/2 (A4b) 
Condition (A2) is an expression of Ohms law at the junction; (A3) follows from the period­
icity and symmetry of the structure. (A4a) and (A4b) express current continuity at the 
surface y = 0. The left hand side is the normal component of current density just below 
the surface, and the right hand side gives the same quantity just above the surface: in 
(A4a) this is the electrode current density; in (A4b) it is zero because between electrodes 
the surface is in contact with an insulator (air). 
If the solution is written in the form 
V(x'y) = hPBon-1Y/h+ ao + _ a cosnX x coshXn(h+y)1 (A5) 
with Xn = 2Tn/b, then (Al), (A2), and (As) are satisfied. It remains to determine the 
Fourier coefficients a .. an' so that (A4a) and (A4b) are satisfied. This gives 
rise to an infinite system of algebraic equations in the an's. 
Let q = Pc/hPB and An = a n cos h Xun h , n = 0, ... Alsolet sinax/x =awhenx = 0. 
Then the an's must satisfy the system (A6) and (A7): 
A sinknd/2 = - 7] (A6) 
n=0 nn 
+ n hAn + kn) d/2-sin(kmsin(tm-k ) d/2mpA q manhkmh (A7) 
b flma h(7n=0 L m +-
Series resistance of the structure in Figure Al is defined here as dissipated power divided 
by current squared: 
RC + RL [w. JV(x, -h)dx f /(bwj)2 (i-) h/wb. (A8) 
This is to be compared numerically with the sum RC + RL calculated from the lumped 
expressions given in the subsection on Parasitic Resistance Analysis, Components of 
Parasitic Resistance contained in Section II. 
A2


The required term a ° = A is found by inverting a finite approximation of the system (A6) 
and (AW). A 71 x 71 approximation has been found to be adequate. Resistances R C + RL 
by the two methods generally agree within a few percent. Table Al shows comparisons 
for a few cases. For both methods, the normalized resistance is determined by the di­
mensionless quantities i, b/h, andd/h, 
Table Al, 	 Normalized Resistances Computed by Methods 
of Appendix A and Section II 
Calculated From: 
Section II Appendix T 
b/h d/h l' IpBRLw/pB Total Total 
1 100 1 8.09 L 20 9.29 9,41 
1 100 5 7.14 .24 7.38 7.70 
1 100 10 6.08 .12 6.20 6.56 
1 50 1 3. 92 1.20 5.12 5.26 
1 50 5 3.04 .24 3,28 3. 57 
1 50 10 2.13 .12 2.25 2.55 
.001 50 1 3.92 .20 4. 12 4. 14 
.001 50 5 3.04 .04 3.08 3.17 
.001 50 10 2.13 .02 2.15 2.25 
10 50 1 3.92 10,2 14. 12 14.27 
10 50 2.5 3.57 4.08 7. 65 7. 89 
10 50 5 3,04 2.04 5.08 5.44 
10 	 50 10 2,13 1.02 3.15 3.64 
200 	 104 103 607. 5 .2 607. 7 611. 8 
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APPENDIX B


DISTRIBUTED CELL MODEL (S. B. Schuldt)


In the lumped approximation for RL it was assumed that diode current density was 
uniform. If the IR drop through the base and diffused layers is taken into account, the 
diode voltage and thus current density vary with distance from the electrodes. In the 
limit of very large b, the diode voltage can approach cut-off so that portions of the cell 
near x = b/2 may contribute little or no current. Figure Bi represents diode voltage 
as a function of position for the case of equal front and back electrode separation 
(b' = b). Local current density is assumed given by the simple diode formula 
J(x) = J0 -JI (eAVD(X) 	 - 1), 	 (Bl) 
VOc 
T 
x0 b/2 	 b 
Figure El. Nonuniform Diode Voltage. 
and transverse current 	 (positive from left to right) in the base layer is 
(x)- = wi J(z)dz 	 (B2) 
'b/2 
so that 
1 dl IJeAVD(X)). 	 (B) 
BI 	 ORIGINAL PAGE IS 
oF pooR QVALM 
An equal and opposite current flows in the diffuse layer. Hence diode voltage (Figure BI) 
follows the equation 
dVD 
=- I(x) - l-iW. (B4Y 
where P, is the total effective sheet resistance of the two layers. 
Equations (B3) and (B4) combine to give 
d2 VAVd2D + Ib 
--
CJo-C J1 
( e A 
x)D x 1) (B5) 
dx2 
Boundary conditions are VD(O) = VD(b) V (VA = load voltage), provided contact, 
resistance is ignored. A second integral of (B5) is not available, so that some kind 
of numerical integration is necessary, using successive estimates of dVD/dx (0) 
until both boundary conditions, or their equivalent, are satisfied. Then the output 
current TA is determined from (B4) as 
IA = 2 I I(0)l = (2w/lFb) , dVD/dx(0). (B6) 
Given the load voltage VA , 0 g VA Voe, the load current can therefore be found, by 
a procedure which is considerably more laborious than the one outlined in Section II for 
the lumped resistance model. The I-V characteristic, and in particular the maximum 
power point, may differ significantly from the lumped resistance model. (See Figure 
B2.) However the maximum power densities (JV products) according to the two models 
are remardably close, over a wide range of I 0 and b, as demonstrated in Figure B3. 
This agreement is the principal justification for the lumped resistance model. 
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35" 
30 LUMPED MODEL 
25 DISTRIBUTED MODEL 
C14 
E 
>20 
15 
10 
5 
0 
0.1 0.2 0.3 0.4 005 0.6 
VOLT (V) 
Figure B2. 	 I-V Characteristic for Lumped and Distributed Models. 
Ru = 100 ohms/0 and b = 1.0 cm. Maximum power 
points are indicated. 
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0.014 
0 
0.012 
10 
200.010 
C)0 E40 
I-0.006 
< . Z62 . 0. . . . 
60 
0.004 
0 0.2 -0.4 0.6 0.8 1.0 1.4 1.6 
b cm 
Figure B3. Maximum Power Densities as a Function of Contact Spacing, Accord­
ing to Lumped and Distributed Models. Total effective sheet resistance 
50, 100, and 200 ohms /0. J =.030 amp/cm , A =30 volt-1 , 
Voc 55 volt. Contact resisance omitted. 
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APPENDIX C


SHEET RESISTANCE REDUCTION BY


CONTACTING CARBON FILM (S. B. Schuldt)


One of the conclusions of the body of the report was that the base layer resistance would 
be a potential problem with the SOC approach. The shunting effect of the carbon layer 
on the ceramic could alleviate the problem if there is adequate ohmic contact between 
silicon and carbon. This effect can be estimated if the carbon sheet resistance and 
specific contact resistivity are known. A ,distributed model is used to derive current 2 
and voltage profiles in the two layers (Figure C1), Contact resistivity is pBVohm cm , 
and the silicon and carbon sheet resistances are RDB and IbV respectively. Constant 
diode current density J is assumed. 
Jwdx 
..-----,Nc,,Bdxw - B"B' --
P~~ B~/dlv~dx/w


Vv'Iv 
xk-0 	 dx-" x-b/2 
Figure Cl. 	 Distributed Resistance in and 
Between Silicon and Carbon 
Layers. 
By applying Ohm's and Kirchoff's laws, we find that voltage and current in the base 
layer locally satisfy 
d VB/dx = FBIB/w 	 (C1) 
_dIB/dx7FV3B-= -J + (V V)V BV		 (C2) 
ORIGINAL PAGE IS 
Cl OF POOR QUALITY 
Similarly in the carbon layer, 
dVv/dx = lgV/W (C3) 
w dIv/dc = - (VB - VV)/PBV. (C4) 
When current is eliminated from Equations (Cl) - (C4), one obtains a second order 
equation in the voltage difference AV(x) = VB(x) - vv(x): 
6) 
d"AV/dx - - Bj + [(1[]B + RJV)/PBVI AV. (C5) 
It i unlikely that the carbon layer will darry current directly to the electrode. 
Hence at x = 0 all current is in the base layer: 
IB(O) = bwj/2 (C6) 
IV(O) = o. (C) 
The relevant boundary condition is therefore (from (C1) and (C3)) 
dAV/dx(0) = lt3bJ/2. . (C8) 
Also since IB(b/ 2 ) = Iv(b/ 2 ) = 0 by symmetry, 
dAV/dx (b/2) = 0. (C9) 
According to (C8) and C9), the solution of (C5) is 
AV(x) = PBVJP B B + 0]v) 
+ (FVEIJb/2a)E sinhax - (coth a b/2) cosh ax (Clo) 
where 
= 1 + hVv) /P BV 1/2P3 
The effective series resistance -is equal to the average base IR divided by the total 
current I = Jwb: 
R =-V/Jwb (C11) 
C2


V 3(x) is obtained from V(x) by successively integrating (C2) and (Cl): 
IB(x) = wJ(b/2-x) + W/PBVjb 2 AV(x') dx' (C12) 
VB(x) = B/wS o 1(xt) dx' (C13) 
VB(x) = %BVJ/(1] B+% V ) . (bx-x 2 ) /2 + (BPB13V/%V) 
sinhax ,oth ab cosh ax-] (C14) 
2 a 
Finally, 
1+3 
R = (b/12w) ( tBV R ( cloth 03-1
 
% B iV 73­

where = (t]B+ tV)PBV] 112,f2 = aeb/2 (C15) 
The quantity in curly brackets is an effective sheet resistance which ranges from 
it B when 0<<l, to P0BIhv/(POB+ iV) whenP>>i1. 
Note that the latter value corresponds to the two sheets in electrical parallel. The 
dependence of effective sheet resistance upon 3 is shown in Figure C2. 
Ro


ROff 
 
%OBRv/(R!:B +R0V) 
.01 0.1 1 10 100 1000 
B eta 
Figure C2. Effective Sheet Resistance vs Beta from Equation (C15). 
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APPENDIX D 
RESISTANCE OF ELECTRODE FINS (S. B. Schuldt) 
One half of an electrode fin plus part of the base layer is modeled as a right-angled 
structure as shown in cross-section in Figure Di. 
yLI 
(0.0)_ 	 h - - × 
PAGE IS t d/2 
-- ah) 
Figure Dl. 	 Back Structure for Electrode 
Resistance Calculation, 
If the current per unit width I is assumed constant (i. e., ignoring the distributed nature 
of its source) the resistance of this structure is 
R = (IB/w)[ x + 1 + f (h, a)] 	 (Dl) 
where a = d/2h and f is a function to be determined. The first term is the resistance 
of a portion of the base layer x units long. The second term will be recognized as 
twice the resistance of the silicon portion of the back electrodes, according to the 
earlier approximation. (The solar cell unit contains two half-electrodes in electrical 
parallel of which only one is considered here; hence the factor 2). The third term is 
a correction to account for current distortion near the corner. This will be calculated 
using a Schwarz-Christophel transformation. 
DI


We first do a simple translation and rotation 
z = x + iy = i (h-z') (D2) 
and allow--the ends--to extend-toward- infinity in the p6sitive x' and y' directions, as in 
Figure D2.


A A' 
h 
D b C 
ah 
B 1C


(0.0) f 
Figure D2. Linear Transformation and 
Extension of Back Structure 
into z '-plane. 
The current source and sink are at y' = and x' = , respectively. Next the 
transformation 
z/ =h cos-1 e-2w +I--- cosh-1 w)-e2w (D3)
TI- e (1 - w)S)


2


e = a +1, w= +iv 
maps the elbow in Figure D2 into the upper half-plane v : 0 with the current sink C 
at w = (1,0) (Figure D3), 
D2


A A'B CD 
(0,0) (1,0) 
Figure D3. RadialCurrent Streamlines in 
w-plane. 
The source is now distributed over the half-circle AA' at infinity, and current stream­
lines are the radii converging to the point C. Note that current is tangent to the line 
ABCDA' , as it must be since this is the transformed boundary of the elbow in Figure 
D2. -The electric potential satisfying these conditions is 
V(w) =-t,nI w- i. (D4)iT 
Upon applying the reverse transformations to (D4) and evaluating V(z) at points far out 
on the respective link of the elbow, we find 
AV = lim V (X,0)- lim V (0,-y) 
AV= -[ 2- 1 "
2 2a a--3+l (D5)
2h 4a ah-1) 1a-1 (5h[ x + Iya h -- tn-2+± T a cosiS -1 (5h a Tr a a++ 
Dividing by the total current lw and setting IYJ = t, we obtain 
R (1B/w)Ex +:L+ f (h, a)] (Dl) 
a -L h - .tn + h (a -1) Cos a2-1 (D6)
with f (h, a) = - - a-I+liT a 2 +1l(36a T 2-' ra co -. +1 
Our primary interest is in whether f (h, a) is negligible compared to t/a. Suppose 
t = .3cm, d = 2 ah- .03 cm, h = .0125 cm. Then t/a = 0.25 cm and f (h,a)=- 0.008 cm, 
so that we are justified in omitting the cprrection terms. 
Ol ooll ( iLl 
O 
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